Post Doctoral Fellow - ECE

The University of Texas at Austin

Austin (TX)

On-site

USD 63,000 - 77,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

An educational institution in Austin is seeking a Post Doctoral Fellow in Electrical and Computer Engineering. This role involves conducting advanced research in microelectronics and collaborating with a dynamic team on heterogeneous integration projects. The ideal candidate has a recent PhD in a relevant field and experience with integrated circuit design and EDA tools. Join us to make impactful contributions while working in a supportive and innovative environment.

Qualifications

  • PhD received within the last 3 years in Electrical Engineering or related field.
  • Solid understanding of IC physical design flow.
  • Experience with multi-physics simulations is a plus.

Responsibilities

  • Conduct applied and fundamental research in microelectronics.
  • Work as part of a team on advancements in heterogeneous integration.
  • Lead research projects and collaborate with partners.

Skills

Integrated circuit design
Familiarity with EDA tools
Willingness to learn new skills

Education

PhD in Electrical and/or Computer Engineering

Tools

Cadence
Synopsys/Ansys
Siemens

Job description

Post Doctoral Fellow - ECE

The University of Texas at Austin

Position Overview
  • Hiring Department: Texas Institute for Electronics
  • Location: Austin, TX
  • Weekly Scheduled Hours: 40
  • Earliest Start Date: Ongoing
  • Position Duration: Expected to Continue
  • Salary: $70,000 + depending on qualifications
About Us

The Texas Institute for Electronics (TIE) is a University of Texas at Austin-supported semiconductor consortium of state and local government, preeminent defense electronics and semiconductor companies, national labs and nationally recognized academic institutions. Our mission is to develop and execute a state-of-the-art 3D Heterogenous Integration manufacturing technology roadmap, and to provide critical pilot manufacturing capabilities to address national security needs and catalyze domestic economic growth.

Purpose

The Postdoctoral Fellowship is designed to advance research in microelectronics, advanced packaging, and design enablement. Fellows will collaborate with a team of engineers and scientists on cutting‑edge advancements in heterogeneous integration, while being engaged in both applied and fundamental research.

Responsibilities
  • Conduct and lead applied and fundamental research in the areas of microelectronics, advanced packaging, and design enablement.
  • Serve as part of a larger team of engineers and scientists working on cutting‑edge advancements in heterogeneous integration.
  • Other related functions as assigned.
Required Qualifications
  • A PhD received within the last 3 years in Electrical and/or Computer Engineering or a closely related discipline with a focus on integrated circuit design, packaging, and EDA.
  • Solid understanding of the IC physical design flow and familiarity with commercial EDA tools (e.g., Cadence, Synopsys/Ansys, Siemens).
  • Willingness to work on cross‑stack optimizations and learn new skills.
Preferred Qualifications
  • Experience with multi‑physics simulations for thermal, mechanical, and reliability analysis.
  • Prior experience in EDA research and development.
  • Prior chip tape‑out experience (digital/analog/RF ICs, etc.).
  • Familiarity with applied ML, modeling, and optimization.
Working Conditions
  • Work is performed on‑site in a scientific research environment and prototyping facility with dynamic work conditions collaborating simultaneously with many partners/customers in parallel.
  • Work outside standard office hours could be required on an occasional basis during peak periods and special events.
  • Personal protection equipment (furnished).
  • May work around standard office conditions.
  • Repetitive use of a keyboard at a workstation.
  • Use of manual dexterity (e.g., using a mouse).
Required Materials
  • Resume/CV
  • Three work references with their contact information; at least one reference should be from a supervisor.
  • Letter of interest (optional).
Employment Eligibility

Must be authorized to work in the United States on a full‑time basis for any employer without sponsorship.

Retirement Plan Eligibility

The retirement plan for this position is Teacher Retirement System of Texas (TRS), subject to the position being at least 20 hours per week and at least 135 days in length. This position has the option to elect the Optional Retirement Program (ORP) instead of TRS, subject to the position being 40 hours per week and at least 135 days in length.

Background Checks

A criminal history background check will be required for finalist(s) under consideration for this position.

Equal Opportunity Employer

The University of Texas at Austin, as an equal opportunity/affirmative action employer, complies with all applicable federal and state laws regarding nondiscrimination and affirmative action. The University is committed to a policy of equal opportunity for all persons and does not discriminate on the basis of race, color, national origin, age, marital status, sex, sexual orientation, gender identity, gender expression, disability, religion, or veteran status in employment, educational programs and activities, and admissions.

Pay Transparency

The University of Texas at Austin will not discharge or in any other manner discriminate against employees or applicants because they have inquired about, discussed, or disclosed their own pay or the pay of another employee or applicant. However, employees who have access to the compensation information of other employees or applicants as a part of their essential job functions cannot disclose the pay of other employees or applicants to individuals who do not otherwise have access to compensation information, unless the disclosure is (a) in response to a formal complaint or charge, (b) in furtherance of an investigation, proceeding, hearing, or action, including an investigation conducted by the employer, or (c) consistent with the contractor’s legal duty to furnish information.

Employment Eligibility Verification

If hired, you will be required to complete the federal Employment Eligibility Verification I‑9 form and present acceptable and original documents to prove your identity and authorization to work in the United States no later than the third day of employment. Failure to do so will result in loss of employment at the university.

E-Verify

The University of Texas at Austin uses E‑Verify to check the work authorization of all new hires effective May 2015. The university’s company ID number for purposes of E‑Verify is 854197. For more information about E‑Verify, please see the following:

  • E‑Verify Poster (English and Spanish) [PDF]
  • Right to Work Poster (English) [PDF]
  • Right to Work Poster (Spanish) [PDF]
Compliance

Employees may be required to report violations of law under Title IX and the Jeanne Clery Disclosure of Campus Security Policy and Crime Statistics Act (Clery Act). If this position is identified as a Campus Security Authority (Clery Act), you will be notified and provided resources for reporting. Responsible employees under Title IX are defined and outlined in HOP‑3031. The Clery Act requires all prospective employees be notified of the availability of the Annual Security and Fire Safety report. You may access the most recent report here or obtain a copy at University Compliance Services, 1616 Guadalupe Street, UTA 2.206, Austin, Texas 78701.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Post Doctoral Fellow - ECE
Post Doctoral Fellow - ECE

Phase2 Technology • Austin (TX)

On-site
Flexible benefit account
Sick time
Tuition assistance
+2
Postdoctoral Fellow - DD
Postdoctoral Fellow - DD

The University of Texas at Austin • Austin (TX)

On-site
USD 70,000 - 90,000
Competitive health benefits
Tuition assistance
Paid vacation and holidays
+1
Director of Technology, Texas Institute for Electronics
Director of Technology, Texas Institute for Electronics

University of Texas at Austin • Austin (TX)

On-site
USD 180,000 - 240,000
Design Engineering Manager, Texas Institute for Electronics at University of Texas at Austin Au[...]
Design Engineering Manager, Texas Institute for Electronics at University of Texas at Austin Au[...]

Fairweather, LLC • Austin (TX)

On-site
USD 130,000 - 160,000
Principal Mixed Signal Engineer, Texas Institute for Electronics
Principal Mixed Signal Engineer, Texas Institute for Electronics

The University of Texas at Austin • Austin (TX)

On-site
USD 120,000 - 160,000
Competitive health benefits
Generous paid vacation
Tuition assistance
+2
Senior or Principal Product Manager, Texas Institute for Electronics
Senior or Principal Product Manager, Texas Institute for Electronics

Phase2 Technology • Austin (TX)

On-site
USD 140,000 - 190,000
Competitive health benefits
Tuition assistance
Training access via LinkedIn Learning
Principal Mixed Signal Engineer, Texas Institute for Electronics
Principal Mixed Signal Engineer, Texas Institute for Electronics

Phase2 Technology • Austin (TX)

On-site
USD 120,000 - 160,000
Competitive health benefits
Generous paid vacation
Tuition assistance
Yield Enhancement Engineer, Texas Institute for Electronics
Yield Enhancement Engineer, Texas Institute for Electronics

University of Texas at Austin • Austin (TX)

On-site
USD 110,000 - 165,000
Health benefits
Vision/Dental/Life insurance
Paid vacation and holidays
+1
Mechatronics Test Engineer, Texas Institute for Electronics
Mechatronics Test Engineer, Texas Institute for Electronics

Phase2 Technology • Austin (TX)

On-site
USD 80,000 - 101,000
Competitive health benefits
Flexible spending account options
Generous paid vacation
+1
Director of Technology, Texas Institute for Electronics
Director of Technology, Texas Institute for Electronics

The University of Texas at Austin • Austin (TX)

On-site
USD 150,000 - 180,000
Competitive health benefits
Generous paid vacation and holidays
Tuition assistance
+1