Physical Synthesis CAD Engineer

Apple Inc.

United States

On-site

USD 240,000 - 340,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Apple Inc. is seeking a senior synthesis engineer to directly impact the performance and power efficiency of future iPhone, iPad, and Mac silicon.

You will own the synthesis challenges from RTL through GDS signoff and collaborate with design teams to define effective methodologies. You will develop techniques, scripts, and automated flows, validate full PNR/STA runs, and demonstrate tangible PPA improvements.

Qualifications

  • Experience with TCL, Python or Perl scripting languages.
  • Experience with industry standard Synthesis tools such as Fusion Compiler or Genus.
  • Experience working with CAD Tools & flow.
  • Minimum requirement of BS + 20 years of relevant industry experience.

Responsibilities

  • Develop breakthrough physical synthesis techniques and validate them with full implementation flows (PNR, STA, power analysis).
  • Apply advanced RTL optimization techniques to achieve substantial improvements in performance, power, and area (PPA).
  • Partner with design teams to define optimal methodologies and flows, enabling them to achieve superior PPA results.
  • Create custom tools and ML-based methodologies for today's most challenging high-performance, low-power design problems.
  • Drive synthesis innovation that enables Apple's next-generation processor architectures.
  • Influence EDA vendor tool development by solving the hardest problems.
  • Deploy solutions across multiple critical Apple Silicon projects.

Skills

TCL
Python
Perl

Education

BS in Electrical Engineering or Computer Science

Tools

Fusion Compiler
Genus
CAD Tools & Flow

Job description

Do you want to directly impact the performance of every iPhone, iPad, and Mac? You'll push the boundaries of physical synthesis for Apple's cutting-edge processors, solving problems that determine whether our next-generation CPUs, GPUs, and NPUs can deliver breakthrough performance while maintaining industry-leading power efficiency.

Description

You'll own the synthesis challenges that matter most to Apple Silicon. You will apply your hands-on skills in developing, improving and supporting the implementation flow from RTL through GDS signoff. You will be directly responsible to improve physical synthesis techniques through innovative scripts, flows and automation.As the synthesis and flow expert, you'll partner closely with design teams to define what works best for their specific challenges. You'll develop the methodologies, tools, and optimized flows that enable design teams to achieve breakthrough PPA results. You'll push beyond conventional synthesis limits - developing innovative techniques and proving their effectiveness by running full validation flows from RTL through place-and-route and timing signoff to show actual PPA improvements. Your optimizations will directly translate to faster, more efficient Apple devices.You'll work directly with EDA vendors to shape tool roadmaps, build custom solutions for problems that push beyond industry standards, and see your work ship in millions of devices.

Responsibilities
  • Develop breakthrough physical synthesis techniques and validate them with full implementation flows (PNR, STA, power analysis)
  • Apply advanced RTL optimization techniques to achieve substantial improvements in performance, power, and area (PPA)
  • Partner with design teams to define optimal methodologies and flows, enabling them to achieve superior PPA results
  • Create custom tools and ML-based methodologies for today's most challenging high-performance, low-power design problems
  • Drive synthesis innovation that enables Apple's next-generation processor architectures
  • Influence EDA vendor tool development by solving the hardest problems
  • Deploy solutions across multiple critical Apple Silicon projects
Minimum Qualifications
  • Experience with TCL, Python or Perl scripting languages
  • Experience with industry standard Synthesis tools such as Fusion Compiler or Genus
  • Experience working with CAD Tools & flow
  • Minimum requirement of BS + 20 years of relevant industry experience
Preferred Qualifications
  • Demonstrated experience in Implementation flows and methodologies (Synthesis, PNR, STA sign-off)
  • Hands on knowledge of industry standard Synthesis and PNR tools like Genus and Innovus
  • Ability to analyze RTL structures and identify optimization opportunities
  • Solid understanding of Extraction and STA methodology and tools
  • Experience with Power Analysis tools like PTPX is a plus
  • Proficiency with TCL, Python or Perl scripting languages strongly preferred

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Synthesis CAD Engineer
Physical Synthesis CAD Engineer

Apple • Austin (TX)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchasing options
+2
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 170,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Apple Inc. • United States

On-site
USD 180,000 - 300,000
CPU Gate Level Synthesis Engineer
CPU Gate Level Synthesis Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,700 - 324,800
CPU Physical Design Engineer
CPU Physical Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 200,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 190,000
SoC Physical Design Methodology Engineer
SoC Physical Design Methodology Engineer

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,000 - 325,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Austin (TX), Northern (KY)

On-site
USD 110,000 - 150,000