Physical Design Engineer

Intel

Phoenix (AZ)

On-site

USD 91,000 - 149,000

Full time

2 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plan

Job summary

Intel seeks a Physical Design Engineer to design custom IP and SoC implementations, transforming ideas into manufacturable designs and optimizing power, frequency, and area. You will work on RTL-to-GDS flows and collaborate across teams to ensure robust, scalable designs.

The role emphasizes physical design, timing closure, and verification using industry-standard EDA tools; on-site posting with multiple US locations, and a strong emphasis on problem solving and analytical thinking.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field, or equivalent with 1+ years in physical design.
  • Master's degree in Electrical Engineering, Computer Engineering, or related field, or equivalent with 0 years in physical design.

Responsibilities

  • Perform physical design implementation of custom IP and SoC designs from RTL to GDS.
  • Execute synthesis, place and route, clock tree synthesis, floor planning, and STA.
  • Conduct power and noise analysis and power/clock distribution.
  • Verify and sign off designs using formal equivalence, layout checks, and timing analysis.

Skills

RTL design
TCL scripting
Power/Performance/Area optimization
Problem solving
Analytical abilities

Education

Bachelor's degree in Electrical Engineering or Computer Engineering
Master's degree in Electrical Engineering or Computer Engineering

Tools

Logic synthesis
Place & Route
Static timing analysis
Design closure

Job description

Job Details

Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

The Role And Impact

Join Intel as a Physical Design Engineer and play a pivotal role in shaping the future of cutting-edge semiconductor technology. In this role, you will be at the forefront of designing custom IP and SoC implementations, transforming ideas into manufacturable designs through robust physical design processes. With your expertise, you will contribute to creating innovative products that drive Intel's success and redefine industry benchmarks, optimizing critical parameters such as power, frequency, and area to deliver world-class solutions.

Key Responsibilities
  • Perform physical design implementation of custom IP and SoC designs, from RTL to GDS, ensuring readiness for manufacturing.
  • Execute key physical design tasks, including synthesis, place and route, clock tree synthesis, floor planning, and static timing analysis.
  • Conduct power and noise analysis, power/clock distribution, reliability verification, and optimization to ensure robust design solutions.
  • Verify and sign off designs using formal equivalence verification, layout verification, electrical rule checking, static timing analysis, reliability verification, and dynamic power integrity checks.
  • Identify and resolve design violations, contributing to improvements in current and future product architectures.
  • Optimize designs for enhanced product-level parameters, such as power, performance, and area, using industry-standard EDA tools.
  • Participate in the development and refinement of physical design methodologies, automation, and process flows to improve efficiency and quality.
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.

Minimum Qualifications

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related specialized field, or equivalent experience per business needs with 1+ years of experience in physical design OR a Master's degree in Electrical Engineering, Computer Engineering, or a related specialized field, or equivalent experience per business needs in physical design with 0 years of experience.

Preferred Qualifications
  • Physical design experience in integrated circuit design tools including logic synthesis, place and route, static timing analysis and design closure
  • Design experience with RTL design, and a thorough knowledge of timing closure processes to effectively analyze and optimize semiconductor device performance
  • Experience with scripting in an interpreted language (TCL)
  • Strong problem-solving and analytical abilities

We invite you to bring your skills and perspective to Intel, where you'll be empowered to grow and make a meaningful impact in one of the most dynamic industries.

Job Type

College Grad

Shift

Shift 1 (United States of America)

Primary Location

US, Massachusetts, Beaver Brook

Additional Locations

US, Arizona, Phoenix

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $91,150.00 - 149,150.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Physical Design Engineer
Physical Design Engineer

Intel • Boxborough (MA)

On-site
USD 91,000 - 149,000
Health benefits
Stock bonuses
Retirement plan
+1
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 164,470 - 269,100
Stock bonuses
Health insurance
Retirement plan
+1
Mid-level Physical Design Engineer CPU
Mid-level Physical Design Engineer CPU

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 232,000
Qubit Control Physical Design Engineer
Qubit Control Physical Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Paid vacation
Director, Silicon Design Engineering
Director, Silicon Design Engineering

Intel Corporation • Santa Clara (CA)

Hybrid
USD 221,000 - 312,000
Hybrid work model
Senior SoC Physical Layout & Full-Chip Integration Engineer
Senior SoC Physical Layout & Full-Chip Integration Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 122,000 - 232,000
Stock bonuses
Health benefits
401(k) retirement plan
+1
Senior SoC Physical Layout & Full-Chip Integration Engineer
Senior SoC Physical Layout & Full-Chip Integration Engineer

Intel • Phoenix (AZ)

Hybrid
USD 122,000 - 232,000
Hybrid work model
Stock bonuses
Health benefits
+2
Senior SoC Physical Layout & Full-Chip Integration Engineer
Senior SoC Physical Layout & Full-Chip Integration Engineer

Intel • Austin (TX)

Hybrid
USD 122,000 - 232,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior PDK Support Engineer (Physical Verification)
Senior PDK Support Engineer (Physical Verification)

Intel Corporation • Phoenix (AZ)

Hybrid
USD 174,000 - 330,000
Hybrid work model
Stock bonuses
Health benefits
+1
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2