Director, Silicon Design Engineering

Intel Corporation; Santa Clara (CA); Hybrid; USD 221,000 - 312,000; Full time

Benefits offered by this job

Hybrid work model

Job summary

Intel Corporation in Santa Clara is seeking a Physical Design Timing Engineer to ensure optimal timing, power efficiency, and performance of SoC designs. You will collaborate with cross-functional teams to develop advanced methodologies and drive timing solutions across chip blocks.

The role requires extensive experience in timing analysis, constraint generation, and clocking flows, with proficiency in TCL scripting, and a strong foundation in digital design and power-performance optimization.

Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
• At least 12 years of experience with a Bachelor's degree, 8 years with a Master's, or 6 years with a PhD in timing analysis or physical design.
• Proficiency in static timing analysis, timing constraint generation, and timing optimization techniques.
• Experience with physical design timing tools and flows (TFM).
• Strong knowledge of SoC clocking and timing budgeting.
• Familiarity with TCL scripting for automation and design optimization.
• Understanding of digital design fundamentals and power/performance optimization.

Responsibilities

• Perform comprehensive timing analysis and optimization for high-performance designs.
• Generate and validate timing constraints and address timing violations at chip and block levels.
• Conduct timing rollups ensuring optimized performance and power characteristics.
• Develop timing models to enhance efficiency of the physical design team.
• Define PVT conditions for product operating plans and binning requirements.
• Collaborate with clocking teams and full-chip designers to balance clocks and optimize power delivery.

Skills

Timing analysis

Constraints generation

TFM workflows

TCL scripting

SoC clocking

Power analysis

Digital design

Education

Bachelor's degree in Electrical Engineering or Computer Engineering

Job description

Job Details

Job Description: The Role and Impact As a Physical Design Timing Engineer, you will play a critical role in delivering Intel's next-generation System-on-Chip (SoC) products. In this position, you will focus on ensuring optimal timing, power efficiency, and performance of Intel's cutting-edge designs. Your expertise will directly impact Intel's ability to deliver high-performance, power-optimized, and innovative products that redefine the technology landscape. Collaborating with cross-functional teams, you will drive the development of advanced methodologies and solutions to tackle complex technical challenges and help shape the future of computing.

Key Responsibilities

• Perform comprehensive timing analysis and optimization to ensure robust, high-performance designs.
• Generate and validate timing constraints and address timing violations at the chip and block levels for SoCs.
• Conduct timing rollups and ensure functionality of designs with optimized performance and power characteristics.
• Develop and implement methodologies to produce high-quality timing models that enhance the efficiency of the physical design team.
• Define process, voltage, and temperature (PVT) conditions tailored to product operating plans and binning requirements for precise timing analysis.
• Collaborate with clocking teams and full-chip designers to maintain clocking balance, resolve timing issues, and optimize power delivery and partitioning.
• Partner with architecture, clocking design, and logic design teams to define and validate advanced SoC clocking flows and methodologies.
• Ensure adherence to high-performance, low-power clock network guidelines while driving flow development for seamless chip integration.

Minimum Qualifications

• Bachelor's or BS degree in Electrical Engineering, Computer Engineering, or a related field and/or prolonged course of study in a specialized area, or equivalent experience per job requirements.
• At least 12 years of experience with a Bachelor's degree, 8 years with a Master's degree, or 6 years with a PhD in timing analysis, physical design, or a related domain.
• Proficiency in static timing analysis, timing constraint generation, and timing optimization techniques.
• Experience with tools, flows, and methodologies (TFM) for physical design and timing analysis.
• Strong knowledge of SoC clocking, timing budgeting, and constraint adaptation.
• Familiarity with scripting languages such as TCL for automation and design optimization.
• Understanding of digital design fundamentals, power and performance analysis, and optimization techniques.

Preferred Qualifications

• Exposure to signal and power integrity analysis and optimization.
• Proven ability to collaborate with cross-functional teams, including architecture, logic design, and clocking teams.
• Strong problem-solving skills and the ability to work on complex, large-scale designs.
• Experience working with advanced process nodes and knowledge of industry-leading EDA tools.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Job Type

Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, Oregon, Hillsboro, US, Texas, Austin

Business Group

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.