Package Design Engineer

Google; Sunnyvale (CA); On-site; USD 156,000 - 229,000; Full time

Job summary

Google Sunnyvale is seeking a Package Design Engineer to develop advanced 2.5D/3.5D package substrates for ML chips. You will work with SI/PI, thermal, mechanical, and PCB engineers to optimize electrical performance, reliability, and assembly across the design lifecycle.

You will manage routing feasibility, test vehicle creation, reviews, and documentation, driving advanced packaging technologies into production to improve PPA and reduce TCO.

Qualifications

• Bachelor's degree in Mechanical, Electrical, or related field or equivalent practical experience.
• 4 years of chip package substrate design experience using Cadence APD or Mentor Expedition.
• Experience in package substrate layout, design verification, DFM, and tape-out for production.
• Experience in design automation and scripting.

Responsibilities

• Manage physical package substrate design for large form-factor ML HPCs.
• Develop CAD flow and methodology for efficient substrate design.
• Drive co-design initiatives across chip/package/system levels with production sign-off.
• Collaborate with SI/PI, Thermal, Mechanical, and PCB teams to optimize designs.
• Define package substrate requirements and BOM, document processes.

Skills

Chip package design

Cadence APD

Mentor Expedition

Layout verification

DFM

Scripting

Education

Bachelor's degree in Engineering or related field

Tools

Cadence APD

Mentor Expedition

Job description

Package Design Engineer

Company: Google | Location: Sunnyvale, CA, USA

Minimum qualifications:

• Bachelor's degree in Mechanical, Material, Electrical Engineering, Technology, Science, a related field, or equivalent practical experience.
• 4 years of experience in chip package substrate design using Cadence APD (Allegro Package Designer) or Mentor Expedition.
• Experience in chip package substrate layout, design verification, DFM, and taping out for production.
• Experience in design automation and scripting.

Preferred qualifications:

• Experience in large-scale 2.5D/3.5D advanced package design.
• Experience in working with cross-functional teams including chip design, SI/PI, and PCB design teams.
• Experience in physical verification flow (e.g., Layout Versus Schematic (LVS), Design Rule Checking (DRC), connectivity).
• Experience with CAD for creating simple mechanical drawings, such as Package Outline Drawings (POD).
• Ability to write scripts to customize elements of the Cadence or Mentor workflow.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct‑to‑consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As a Chip Package Designer on the Silicon Integration team, your role is to develop package substrate designs of advanced (2.5D/3.5D) packaging technologies for ML chips. This involves collaborating with SI/PI (Signal Integrity/Power Integrity), thermal/mechanical, assembly, and PCB engineers to create complex, high‑performance substrate designs. The goal is to optimize package substrate design for electrical performance, reliability, and assembly.

In this role, you will manage all phases of the design process, including routing feasibility, test vehicle creation, product designs, conducting design reviews, artwork export, DFM process and generating final documentation. Additionally, you will be instrumental in identifying and incorporating advanced chip packaging technologies into the Google chip product design pipeline. This contributes to successful chip deployment in data centers, ensuring the best optimized PPA (Power, Performance, Area) designs and enhancing system performance relative to TCO (Total Cost of Ownership) and power.

The ML, Systems, & Cloud AI organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

The US base salary range for this full‑time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

• Manage physical package substrate design of large form‑factor package for ML High‑Performance Computers (HPCs).
• Develop and implement the methodology and CAD flow for efficient substrate design and enhanced productivity.
• Manage and drive co‑design initiatives across chip, package, and system levels, including securing production sign‑off for package designs.
• Collaborate closely with SI/PI, Thermal, and Mechanical Engineering teams to refine and optimize product package designs, test vehicles, and mock‑up designs for product feasibility.
• Define and document the requirements for the package substrate design and Bill of Materials (BOM).

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.