NPU Compiler Architect – AI Hardware/Software Co-Design

Saur Energy International; West Virginia; On-site; USD 140,000 - 200,000; Full time

Job summary

Saur Energy International is seeking a senior compiler and software architect to drive the design of NPU compiler flows and software abstractions for current and future architectures. You will collaborate with hardware teams to expose NPU capabilities to AI workloads and prototype software models to validate architectural ideas.

The role emphasizes cross-functional leadership, rapid prototyping, and evaluating trade-offs across performance, power, and data movement while shaping next-generation

Qualifications

• Bachelor's or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related field.
• 8+ years of experience in compiler development, systems software, computer architecture, AI accelerators, or a closely related area.
• Strong understanding of compiler architecture and compiler optimization techniques.
• Strong C++ programming skills and proficiency in Python.
• Strong understanding of computer architecture and familiarity with accelerator architectures, memory hierarchies and data movement.
• Experience analyzing AI/ML workloads and understanding performance bottlenecks.
• Ability to work across hardware and software boundaries and communicate effectively with hardware architects.
• Strong analytical and problem-solving skills, with the ability to rapidly prototype and evaluate architectural ideas.

Responsibilities

• Develop compiler and software proof-of-concepts for current and next-generation NPU architectures.
• Define software abstractions and compiler flows that efficiently expose NPU hardware capabilities to AI workloads.
• Develop and evaluate compiler concepts including graph lowering, intermediate representations, operator mapping, scheduling, tiling, fusion, memory planning and code generation.
• Translate NPU architectural concepts into executable software models and demonstrate their feasibility using representative AI workloads.
• Develop lightweight compiler/runtime infrastructure to validate new hardware features before production software implementation.
• Analyze existing compiler limitations and identify architectural changes required to improve programmability and accelerator utilization.
• Work as an integral member of the hardware architecture team to co-design NPU hardware and software.
• Analyze how proposed hardware features can be effectively exposed through the compiler and software stack.
• Provide software-driven feedback on compute architecture, memory hierarchy, data movement, dataflow, scheduling, instruction set and accelerator programmability.
• Identify hardware features that provide meaningful benefits to real AI workloads and challenge features that add hardware complexity without sufficient software value.
• Define compiler requirements and software abstractions for new NPU capabilities.
• Participate in architecture and micro-architecture reviews and influence hardware decisions from a software and workload perspective.
• Evaluate architectural trade-offs considering performance, power, area, compiler complexity and software scalability.
• Analyze representative AI models and workloads to identify compute, memory, bandwidth, scheduling and data-movement bottlenecks.
• Build software-based performance models and workload prototypes to evaluate architectural concepts.
• Develop experiments to quantify the impact of proposed hardware features on model performance and accelerator utilization.
• Investigate issues such as quantization, sparsity, operator fusion, tensor layouts, tiling, data reuse, memory bandwidth and scheduling efficiency.
• Correlate software/model-level performance with architectural and micro-architectural behavior.
• Use workload analysis to guide both current-generation optimizations and next-generation NPU architecture.
• Rapidly prototype software solutions for architectural concepts that may be months or years away from production silicon.
• Develop functional models, compiler prototypes, simulators, emulators, reference implementations or runtime abstractions as needed to validate architectural ideas.
• Demonstrate end-to-end execution of representative AI workloads on proposed NPU architectures.
• Build proof-of-concepts that allow hardware architects to make informed architectural decisions before RTL implementation.
• Help establish software models and interfaces that can later evolve into production compiler components.
• Mentor engineers and contribute to technical direction for compiler-driven hardware/software co-design.
• Influence the roadmap of future NPU architectures through workload and software-driven insights.

Skills

C++ programming

Python

Compiler development

AI accelerators

Computer architecture

Performance analysis

Education

Bachelor's or Master's in CS/CE/EE

Tools

MLIR

LLVM

TOSA

Torch-MLIR

StableHLO

Job description

Saur Energy International is seeking a senior compiler and software architect to drive the design of NPU compiler flows and software abstractions for current and future architectures. You will collaborate with hardware teams to expose NPU capabilities to AI workloads and prototype software models to validate architectural ideas.

The role emphasizes cross-functional leadership, rapid prototyping, and evaluating trade-offs across performance, power, and data movement while shaping next-generation