Next-Gen System Cache ASIC Digital Design Engineer

Qualcomm

San Diego (CA)

On-site

USD 122,000 - 183,000

Full time

22 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. in San Diego seeks an ASIC Engineer to define, model, design RTL for SOC interconnects and memory subsystems, and optimize power and performance. The role includes collaboration across teams to ensure high-quality IP for Snapdragon platforms.

You will verify and debug designs through full project cycles, work to reduce silicon cost, and contribute to low-power, high-performance solutions in a fast-paced, innovative environment.

Qualifications

  • Bachelor’s or higher in Science/Engineering; GPA>3.5 preferred.
  • Experience with ASIC design, DV, integration or related work.
  • PhD holders are eligible; multiple degrees welcome.

Responsibilities

  • Micro-architect, design and validate RTL for SOC interconnects and memory subsystems.
  • Identify optimization opportunities for performance, power and cost.
  • Verify and debug designs through full project cycles.
  • Develop RTL from micro-architecture specifications.
  • Support silicon bring-up and issue diagnosis.

Skills

Verilog/SystemVerilog
Synopsys Synthesis
Low Power Design
Test Plan Development
Coverage-Based Verification
C/C++/Python
RTL Design for CPU/Cache
Communication

Education

Bachelor's degree GPA>3.5
Master's degree GPA>3.5
PhD in relevant field

Tools

RTL Design Tools

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.
General Summary:

At Qualcomm, we believe in the power of technology. For decades, our innovations have transformed entire industries, improved billions of lives, and addressed many of society’s biggest challenges. With the world becoming increasingly connected, we have a tremendous opportunity to shape a better future. As an R&D engine that has revolutionized the way people connect, our approach to innovation is strategic and purposeful. We understand that the success of our business is fundamentally connected to the well-being of our world.

Our Team:

Our mission is to ship the very best System-On-A-Chip products in the world, putting Qualcomm in a position of leadership, in all its businesses. We are looking for hardware micro-architects and RTL designers to develop SOC Interconnects, Cache and Memory Controllers for Qualcomm Snapdragon platforms across the best of the smartphones, the performance of Windows PCs and Chromebooks, virtual reality and augmented reality devices, and automotive solutions.

What You Will Be Doing:
  • Micro-architect, design and validate RTL for blocks and modules of SOC Interconnects, Interconnect Caches and memory subsystems, and power and system level design
  • Identify advanced ways to optimize hardware design for better performance, power, and cost
  • Evaluate the hardware feasibilities of complex algorithms and requirements
  • Develop micro architecture and specification of the new generation design
  • Develop RTL for the corresponding micro architecture
  • Provide essential verification and debugging activities for the corresponding design throughout the entire project cycles
  • Optimize the silicon cost and improve clock speed
  • Troubleshoot silicon issues with products relevant to the corresponding design
Key-qualifications:
  • The team welcomes applications from recent graduates as well as early-career professionals with 3+ years of experience.
  • Experience or course work in Verilog/SystemVerilog design, Synopsys synthesis, low power design, test plan development, coverage-based design verification
  • Experience or course work in Computer Architecture, Computer Arithmetic, Low power design, C/C++/Python programming languages is desired.
  • Experience or course work in designing RTL for CPU, cache controller blocks in ASIC is a plus!
  • Good communication skill and desire to work as a team player
Qualifications:
  • Bachelor's degree in Computer Engineering, Computer Science, Electrical Engineering, or related field with a GPA > 3.5 OR
  • Master's degree in Computer Engineering, Computer Science, Electrical Engineering, or related field with a GPA > 3.5 OR
  • PhD in Computer Engineering, Computer Science, Electrical Engineering, or related field
  • Prior experience in ASIC Design and DV is a plus.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer:

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Pay Range and Other Compensation & Benefits:

$121,800.00 - $182,600.00

  • We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus).
  • In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.
  • Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Next-Gen System Cache ASIC Digital Design Engineer
Next-Gen System Cache ASIC Digital Design Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
Engineer-Staff
Engineer-Staff

Qualcomm • Austin (TX)

On-site
USD 146,000 - 218,000
Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer (
Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer (

Qualcomm • San Diego (CA)

On-site
USD 101,000 - 152,000
ASICS Engineer-Senior to Staff
ASICS Engineer-Senior to Staff

Qualcomm • San Diego (CA)

On-site
USD 122,000 - 183,000
Physical Design Engineer, Staff
Physical Design Engineer, Staff

Qualcomm • Austin (TX)

On-site
USD 146,000 - 218,000
Annual bonus
RSU grants
Comprehensive benefits
Physical Design Engineer
Physical Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus program
RSU grants
Comprehensive benefits package
Emulation Engineer / Emulation Platform Engineer -Senior
Emulation Engineer / Emulation Platform Engineer -Senior

Qualcomm Incorporated • Austin (TX)

On-site
USD 122,000 - 183,000
Senior Performance Engineer
Senior Performance Engineer

Qualcomm • Austin (TX)

On-site
USD 116,000 - 173,000
Staff Memory Controller Architecture and Design Engineer
Staff Memory Controller Architecture and Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000