ML Software Intern - On-Chip Modeling

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 44,000 - 81,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. in San Jose is seeking a highly motivated software intern to join our R&D team and work on machine learning-based on-chip parasitic modeling. You will contribute to fast-paced projects in a small team with opportunities to impact semiconductor technology.

The role requires a strong algorithm background, C/C++ coding skills, and experience with UNIX shell and Python/Perl scripting. A Master or PhD degree is required; ML knowledge is a plus.

Qualifications

  • Strong algorithm background with experience processing large data sets.
  • C/C++ coding with CS/Math/Physics/EE background.
  • UNIX shell and scripting with Python or Perl.
  • Familiarity with state-of-the-art machine learning technologies; parasitic modeling a plus.
  • Minimum: Master or PhD degree.

Responsibilities

  • Research and development using ML technologies for on-chip parasitic modeling.
  • Collaborate in a fast-paced, small team environment to solve challenging problems.

Skills

Strong algorithm background
C/C++ coding
Python/Perl scripting
Machine learning knowledge
Communication skills

Education

Master or PhD degree

Job description

Cadence Design Systems, Inc. in San Jose is seeking a highly motivated software intern to join our R&D team and work on machine learning-based on-chip parasitic modeling. You will contribute to fast-paced projects in a small team with opportunities to impact semiconductor technology.

The role requires a strong algorithm background, C/C++ coding skills, and experience with UNIX shell and Python/Perl scripting. A Master or PhD degree is required; ML knowledge is a plus.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ML Research Software Intern: On-Chip Parasitic Modeling
ML Research Software Intern: On-Chip Parasitic Modeling

Cadence Design Systems • San Jose (CA)

On-site
USD 43,573 - 80,934
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Software Intern
Software Intern

Cadence Design Systems • San Jose (CA)

On-site
USD 43,573 - 80,934
Paid vacation
Paid holidays
401(k) plan with employer match
+2
ML Software Engineer Intern: AI for Next-Gen Chip Design
ML Software Engineer Intern: AI for Next-Gen Chip Design

Falcomm • Atlanta (GA)

On-site
USD 34,000 - 48,000
Competitive Salary
Sick Leave
AI-CAD ML Engineer Intern for RFIC Design
AI-CAD ML Engineer Intern for RFIC Design

Falcomm • Atlanta (GA)

On-site
USD 28,000 - 55,000
Competitive Salary
Sick Leave
Software Intern
Software Intern

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 44,000 - 81,000
ML Systems Intern: Supercomputing & Hardware Co-Design
ML Systems Intern: Supercomputing & Hardware Co-Design

Etched.ai, Inc. • San Jose (CA)

On-site
USD 27,552 - 41,328
12-week paid internship
Generous housing support
Daily lunch and dinner provided
ML System Software Intern — Supercomputing & Hardware Co-Design
ML System Software Intern — Supercomputing & Hardware Co-Design

The Consensus • San Jose (CA)

On-site
USD 23,143,680 - 33,062,400
Housing support
Lunch and dinner provided
Direct mentorship from industry leads
Paid Chip Simulation & Hardware Co-Design Intern
Paid Chip Simulation & Hardware Co-Design Intern

The Consensus • San Jose (CA)

On-site
USD 34,440 - 55,104
Housing support
Daily meals in office
Embedded Systems Algorithms Intern (Fall 2026)
Embedded Systems Algorithms Intern (Fall 2026)

STMicroelectronics • Santa Clara (CA)

On-site
USD 44,000 - 59,000
ML Software Engineer Intern - Ai/cad Integration
ML Software Engineer Intern - Ai/cad Integration

Front Door Defense • Atlanta (GA)

On-site
USD 28,000 - 55,000
Competitive Salary
Sick Leave