Memory Package Integration Architect

1000 Micron Technology, Inc.

Boise (ID)

On-site

USD 143,000 - 398,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical plan
Dental plan
Vision plan
Paid time off
Paid holidays
Equity

Job summary

Micron Technology, Inc. is seeking a highly skilled engineer to shape the next generation of memory packaging, pathfinding and system architectures.

You will drive cross‑stack optimization across silicon, package, board, and system, partnering with customers to translate ideas into scalable products for datacenter to edge‑AI platforms. You will leverage deep expertise in memory timing, signaling, and packaging processes, collaborating with silicon and system teams to set long-term technology

Qualifications

  • Master’s degree in EE/CE/CS or equivalent required.
  • 6+ years hands-on memory systems packaging, signaling, IO/PDN design experience required.
  • Deep understanding of memory timing, signaling and packaging tech with EDA tools.

Responsibilities

  • Define next-generation package pathfinding and system architectures for speed, bandwidth and power.
  • Lead cross-stack co-optimization across silicon, package, board and system.
  • Drive long-term packaging strategy and influence industry standards.
  • Collaborate with silicon, design teams and customers for disruptive edge-AI and datacenter solutions.
  • Interface with internal partners, customers, BUs and senior leaders.

Skills

Memory systems
Packaging design
EDA tools
AI/LLMs

Education

Master’s degree in EE/CE/CS

Tools

Cadence
Siemens
Ansys

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. We are the team defining the future of packaging of complex memory systems! Our Package pathfinding and Architecture organization sits at the intersection of silicon, packaging, systems, and customer needs—turning complex scaling challenges into technologies that power next generation platforms, through cutting edge packaging technologies. If you enjoy working on problems with real industry impact, look no further! This is a technical pathfinding role driving forward-looking packaging technology for next generation memory systems from datacenter to edge-AI. You will leverage understanding of end to end memory system architectures, to guide long term package technology direction, and partner with customers, to build innovative ideas into scalable products. You will interface between package process technology, materials, electrical, thermo-mechanical and system performance areas to guide the package strategic roadmaps for Micron.

Responsibilities
  • Define next‑generation package pathfinding and system architectures optimizing for speed performance, system bandwidth, power, capacity, thermal, mechanical and electrical performance.
  • Lead cross‑stack co‑optimization across silicon, package, board, and system with package centric solutions approach.
  • Drive long‑term memory technology packaging strategy and influence industry standards.
  • Work closely with silicon, and system design teams and customers for next generation and long term disruptive solutions to boost speed performance for edge-AI and datacenter memory products.
  • Serve as a technical interface to internal partners, customers, BUs, senior leaders.
  • Develop AI based multi-physics solutions for efficiency gains.
Minimum Qualifications
  • Master’s degree or equivalent practical experience in EE, CE, CS, or related field.
  • 6+ years of Extensive hands‑on experience in memory systems package design, signaling, IO design, PDN design.
  • Deep understanding of memory timing, signaling, power, package process technology working knowledge of EDA tools for design, analysis and simulation of electronic packaging, including but not limited to Cadence, Siemens and Ansys tools.
  • Experience applying AI or LLMs for engineering efficiency.
Preferred Qualifications
  • Master’s degree or PhD in a related technical field.
  • Recognized technical leadership across multiple products.
  • Experience in Signal and Power integrity analysis and mechanical and reliability analysis, thermal analysis.
  • Expertise in memory systems architecture.

The US base salary range that Micron Technology estimates it could pay for this full‑time position is: $143,000.00 - $398,000.00 a year. Additional compensation may include benefits, bonuses and equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job‑related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Package Integration Architect
Memory Package Integration Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 143,000 - 398,000
Memory Package Integration Architect
Memory Package Integration Architect

Micron Technology, Inc • San Jose (CA)

On-site
USD 143,000 - 398,000
Senior DRAM Systems Architecture
Senior DRAM Systems Architecture

Micron Technology, Inc. • Boise (ID)

On-site
USD 164,000 - 358,000
Medical plan
Dental plan
Vision plan
+3
Mixed-signal Design Architect, HBM Architecture
Mixed-signal Design Architect, HBM Architecture

Micron Technology, Inc • Folsom (CA)

On-site
USD 146,000 - 297,000
Customer Technology & Solutions Architecture
Customer Technology & Solutions Architecture

Micron Technology • San Jose (CA)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Customer Technology & Solutions Architecture
Customer Technology & Solutions Architecture

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid family leave
Paid time-off program
Senior/Staff/Principal Package Design Engineer
Senior/Staff/Principal Package Design Engineer

Micron Technology • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
MTS, Technical Solution Sales Architect
MTS, Technical Solution Sales Architect

Micron Technology • Austin (TX)

On-site
USD 142,000 - 280,000
Medical benefits
Equity and bonus eligibility
Paid time off and holidays
Staff GenAI Engineer - Silicon Design
Staff GenAI Engineer - Silicon Design

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 170,000 - 290,000
Equity
Paid time off
Benefits package
3D Stacked Memory Architect
3D Stacked Memory Architect

Micron Technology • Boise (ID)

On-site
USD 177,000 - 387,000
Medical/Dental/Vision plans
Paid time off
Equity