Lead Substrate Layout Engineer – High-Speed Packages

Eridu AI

Saratoga (CA)

Vor Ort

USD 150.000 - 230.000

Vollzeit

14 Tage+

Eine vollständige Bewerbung in einer Minute

Maßgeschneiderter Lebenslauf und Anschreiben – versandbereit.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

Eridu, a Silicon Valley hardware startup, is seeking an experienced Substrate Layout Design Engineer to own physical layout for large multi-die organic substrates. You will handle high-density routing, power delivery, and collaboration with ASIC, SI/PI teams and external partners to release designs.

The role requires hands-on layout capability, strong engineering judgment, and experience with Xpedition and Allegro.

Qualifikationen

  • 8+ years hands-on experience in advanced IC package substrate layout.
  • Experience with multi-die or chiplet-based packages and high I/O counts.
  • Proficiency with Siemens Xpedition for substrate layout.

Aufgaben

  • Own end-to-end physical layout of advanced organic substrates using Siemens Xpedition, Cadence Allegro including die and component placement, bump map and netlist alignment, escape and breakout routing, via planning, reference planes, and layer stack-up implementation.
  • Perform early routing-feasibility studies using die floorplans, I/O placement, package and board interfaces, and manufacturing rules.
  • Implement high-speed serial and differential routing with controlled impedance, length/skew management, crosstalk control, and proper return paths.
  • Route clock, control, management, and other low-speed interfaces meeting topology and plane requirements.
  • Develop robust power and ground distribution for high power devices including plane allocation and PI constraints.
  • Support package-to-board co-design and layout of high-speed interface boards with connector and component placements.
  • Integrate fine pitch interconnect regions and embedded passives under SI/PI constraints.
  • Maintain layout constraints, libraries, docs, and ECOs; generate release packages.
  • Lead layout reviews with foundries and suppliers to drive designs to release.

Kenntnisse

Package substrate layout
Multi-die / chiplet packages
High I/O counts
Fine-pitch routing
Power/ground distribution
High-speed routing constraints
Team collaboration

Ausbildung

Bachelor’s degree in electrical/electronics/packaging or related

Tools

Siemens Xpedition
Cadence Allegro Package Designer Plus

Jobbeschreibung

Eridu, a Silicon Valley hardware startup, is seeking an experienced Substrate Layout Design Engineer to own physical layout for large multi-die organic substrates. You will handle high-density routing, power delivery, and collaboration with ASIC, SI/PI teams and external partners to release designs.

The role requires hands-on layout capability, strong engineering judgment, and experience with Xpedition and Allegro.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Substrate Layout Engineer
Substrate Layout Engineer

Eridu • Saratoga (CA)

Vor Ort
USD 150.000 - 210.000
Substrate Layout Design Engineer
Substrate Layout Design Engineer

Eridu AI • Saratoga (CA)

Vor Ort
USD 150.000 - 230.000
Senior Substrate Layout Design engineer
Senior Substrate Layout Design engineer

Piper Companies • San Jose (CA)

Hybrid
USD 230.000 - 270.000
Senior Substrate IC Layout Engineer – >50GHz, 700W Power
Senior Substrate IC Layout Engineer – >50GHz, 700W Power

Etched • San Jose (CA)

Vor Ort
USD 200.000 - 280.000
Medical coverage
Housing subsidy
Relocation support
+3
Remote Lead: Substrate Layout for Multi‑Die Packages
Remote Lead: Substrate Layout for Multi‑Die Packages

Piper Companies • San Jose (CA)

Hybrid
USD 230.000 - 270.000
Senior Package Layout Engineer — High-Speed GPU Substrates
Senior Package Layout Engineer — High-Speed GPU Substrates

NVIDIA • USA

Hybrid
USD 108.000 - 184.000
Senior High-Speed Analog Layout Engineer
Senior High-Speed Analog Layout Engineer

eTeam • Austin (TX)

Vor Ort
USD 120.000 - 190.000
Senior Package Layout Engineer for High-Speed ASICs (Equity)
Senior Package Layout Engineer for High-Speed ASICs (Equity)

NVIDIA • California

Vor Ort
USD 108.000 - 184.000
Equity
Benefits
Substrate IC Package Layout Design Engineer
Substrate IC Package Layout Design Engineer

Etched • San Jose (CA)

Vor Ort
USD 200.000 - 280.000
Medical coverage
Housing subsidy
Relocation support
+3
Substrate & IC Package Layout Engineer — Equity Eligible
Substrate & IC Package Layout Engineer — Equity Eligible

Broadcom • San Jose (CA)

Vor Ort
USD 141.000 - 226.000
Discretionary annual bonus
Equity grant
Annual equity awards
+9