Lead Silicon Photonics PIC Design Engineer

Teradyne

United States

On-site

USD 180,000 - 260,000

Full time

7 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Teradyne seeks a Senior Silicon Photonics PIC Design Engineer in the United States to lead design, simulation, layout, and testing of Photonic Integrated Circuits for high-performance optical interconnects.

You will collaborate with cross-functional teams, utilize Ansys/Lumerical and Cadence Virtuoso, and work with foundries on tape-out processes to deliver robust PIC technologies for advanced test equipment.

Qualifications

  • Master’s degree in Physics, Electrical Engineering, Optics, or related field.
  • Proficient in photonic design and simulation tools (Ansys/Lumerical, Cadence Virtuoso).
  • Extensive RF/Signal Integrity simulation and optimization for high-speed photonic systems.
  • Hands-on experience with high-speed active optical devices (MZM, MRM).
  • Experience with passive optical components (couplers, splitters, PSR, WDM, edge/grating/directional MMIs).
  • Familiarity with tape-out processes and Silicon Photonics foundry PDk.
  • Python and scripting for data analysis, modeling and layout automation.
  • Hands-on photonic testing in a lab environment.
  • Strong analytical, communication, and cross-functional collaboration skills.

Responsibilities

  • Lead design, simulation, layout, and system-level testing of silicon photonics components and PICs.
  • Use tools like Ansys/Lumerical and Cadence Virtuoso to validate and optimize photonic designs.
  • Collaborate with design, layout, packaging, validation, and QA teams to ensure high-performance integrated photonics.
  • Coordinate with fab/process engineers to optimize device design and ensure robust tape-out.
  • Develop test and qualification plans with validation and quality teams.
  • Conduct rigorous testing and characterization of devices and PICs (passive/active components).
  • Engage with silicon foundries to streamline processes and tape-out execution.

Skills

Photonic design
RF/Signal Integrity
MZM & MRM
Passive optical components
PDK & tape-out
Python scripting
Photonic testing
Collaboration
Communication

Education

Master’s degree in Physics, Electrical Engineering, Optics, or related field

Tools

Ansys/Lumerical
Cadence Virtuoso

Job description

Teradyne seeks a Senior Silicon Photonics PIC Design Engineer in the United States to lead design, simulation, layout, and testing of Photonic Integrated Circuits for high-performance optical interconnects.

You will collaborate with cross-functional teams, utilize Ansys/Lumerical and Cadence Virtuoso, and work with foundries on tape-out processes to deliver robust PIC technologies for advanced test equipment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Silicon Photonics PIC Design Engineer - Equity & Bonus
Lead Silicon Photonics PIC Design Engineer - Equity & Bonus

Broadcom Inc. • San Jose (CA)

On-site
USD 143,800 - 230,000
Annual bonus
Equity awards
Competitive salary
Senior Silicon Photonics PIC Design Engineer (SiPh Test Solutions, Haifa, Israel)
Senior Silicon Photonics PIC Design Engineer (SiPh Test Solutions, Haifa, Israel)

Teradyne • United States

On-site
USD 180,000 - 260,000
Senior PIC Architect — Silicon Photonics & LiDAR Solutions
Senior PIC Architect — Silicon Photonics & LiDAR Solutions

Index Search Group • Santa Clara (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000
Equity incentive
Long-term incentive opportunities
Health insurance
+5
Lead Silicon Photonics Design Manager
Lead Silicon Photonics Design Manager

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior Silicon Photonics PIC Designer — High-Speed Optics
Senior Silicon Photonics PIC Designer — High-Speed Optics

Broadcom Inc. • Wayne (CA)

On-site
USD 120,000 - 192,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
Senior Silicon Photonics IC Engineer (PIC)
Senior Silicon Photonics IC Engineer (PIC)

Intel • Santa Clara (CA)

On-site
USD 191,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Design Engineer
Design Engineer

IC Resources • California (MO)

On-site
USD 110,000 - 150,000
Equity
Senior Silicon PIC Design Engineer
Senior Silicon PIC Design Engineer

W3Global • Cupertino (CA)

On-site
USD 180,000 - 240,000
Senior PIC Layout Engineer - Silicon Photonics
Senior PIC Layout Engineer - Silicon Photonics

Broadcom Inc. • Wayne (CA)

On-site
USD 101,000 - 162,000
Discretionary annual bonus
Equity grant
Annual equity awards
Photonic Circuit Design Engineer
Photonic Circuit Design Engineer

Acceler8 Talent • Berkeley (CA), Northern (KY)

Hybrid
USD 140,000 - 230,000