IP Logic Design Engineer

Solidigm Inc.; Rancho Cordova (CA); On-site; USD 105,440 - 164,800; Full time

Job summary

Solidigm Inc. seeks a 3D NAND IP Logic Design Engineer to help shape the future of memory technology in its Rancho Cordova, CA location. You will architect, design, verify logic and circuit blocks for 3D NAND components, implement RTL in SystemVerilog, and drive sign-off with timed constraints and ECOs.

You will develop microcode-based 3D NAND algorithms, collaborate with pre-silicon verification, and support post-silicon debug across configurations to optimize density, performance, and cost.

Qualifications

• MS in electrical or computer engineering with 7+ years of experience, or BS with 9+ years of experience.
• Proven expertise in Verilog and SystemVerilog, with deep understanding of ASIC design flow: RTL design, logic synthesis, STA, ECO.
• Experience with lint tools, CDC/RDC analysis, and timing constraints.
• Strong background in design verification tools and automation scripting.
• Prior experience in 3D NAND Flash Memory logic design is a plus.
• Ability to work independently across pre- and post-silicon debug cycles.

Responsibilities

• Architect, design, and verify logic and circuit blocks for 3D NAND flash memory components.
• Define micro-architecture specifications, implement RTL in SystemVerilog, generate synthesis netlists with constraints, perform STA, resolve violations, implement ECOs, drive sign-off.
• Develop and optimize microcode-based 3D NAND algorithms using proprietary instruction sets and compilers.
• Contribute to next-gen 3D NAND architecture and improve density, die-size, performance, power, and cost.
• Collaborate with pre-silicon verification to build unit-level test benches, implement SVAs, run RTL and GLS regressions, ensure functional and code coverage.
• Review pre-silicon AMS simulations and post-silicon waveforms for power & performance modeling.
• Partner with product engineering and technology development to define Read-Window-Budget features and DAC/DFT methods.
• Support post-silicon debug and failure analysis across configurations.

Skills

Verilog

SystemVerilog

ASIC design flow

RTL design

STA

ECOs

design verification tools

automation scripting

Education

MS in electrical engineering

7+ years experience

BS with 9+ years experience

Tools

lint tools

CDC/RDC analysis

timing constraints

Job description

• Compensation: USD 105,440 - USD 164,800 - yearly

Company Description

Join a multibillion-dollar global company that brings together amazing technology, people, and operational scale to become a powerhouse in the memory industry. Headquartered in Rancho Cordova, California, Solidigm combines elements of an established, successful technology company with the spirit, agility, and entrepreneurial mindset of a start-up. In addition to the U.S. headquarters and other facilities in the U.S., the company has international presence in Asia, Europe, and the Americas. Solidigm will continue to lead the world in innovating new Memory technologies with aspirations to be the #1 NAND memory company in the world. At Solidigm, we view problems as opportunities to define innovative solutions that hold the power to change the world and unleash the potential technological needs that the future holds. At Solidigm, we are One Team that fosters a diverse, equitable, and inclusive culture that embraces individual uniqueness and empowers us to bring our best selves to deliver excellence in support of Solidigm's vision and mission to be the go-to partner for optimized data storage solutions. You can be part of the takeoff of an innovative business that develops cutting-edge products, delivers strong business value for customers, provides an engaging workplace for its employees, and serves a greater impact on the world. This is a golden opportunity for the right applicant to join us and help design, build, and lead Solidigm. We want a diverse team of dedicated professionals who will not just be Solidigm team members but contribute to how we shape the future of the organization. We are seeking applicants who will grow and thrive in our culture; be customer inspired, trusting, innovative, team-oriented, inclusive, results driven, collaborative, passionate, and flexible.

Job Description

Join Solidigm’s visionary Design Engineering Team as a 3D NAND IP Logic Design Engineer and help shape the future of memory technology.

Job responsibilities include, but not limited to:

• Architect, design, and verify logic and circuit blocksfor 3D NAND flash memory components
• Define micro-architecture specifications, implement RTL in SystemVerilog, generate synthesis netlists with appropriate constraints, perform static timing analysis, resolve violations, implement ECOs, and drive design sign-off
• Develop and optimize microcode-based 3D NAND algorithms(read, program, erase, power-on) using proprietary instruction sets and compilers
• Contribute to next-gen 3D NAND architecture and pathfindingto improve density, die-size, performance, power, and cost
• Collaborate with pre-silicon verification teamsto build unit-level test benches, implement SystemVerilog Assertions (SVAs), run full-chip RTL and gate-level simulation (GLS) regressions, and ensure functional and code coverage for various read-window-budget and customer features
• Review pre-silicon analog and mixed signal (AMS) simulationsand post-silicon microprobe waveforms to conduct power & performance modeling and ensure the functionality of various digital & analog blocks
• Partner with product engineering and technology development teamsto define Read-Window-Budget (RWB)features and develop Design for Testability (DFT)methods that reduce test time and cost while improving quality
• Support post-silicon debugand failure analysis across multiple configurations

Qualifications

• MS in electrical or computer engineering with 7+ years of experience, or BS with 9+ years of experience
• Proven expertise in Verilog and SystemVerilog, with deep understanding of ASIC design flow: RTL design, logic synthesis, STA, ECO
• Experience with lint tools, CDC/RDC analysis, and timing constraints
• Strong background in design verification toolsand automation scripting
• Prior experience in 3D NAND Flash Memory logic designisa plus
• Ability to work independently across pre- and post-silicon debug cycles

Additional Information

The compensation range for this role is $105,440 - $164,800. Actual compensation is influenced by a variety of factors including but not limited to skills, experience, qualifications, and geographic location.

By clicking the link above or any third-party link within this posting, you are leaving this site and going to a third-party website where the third-party website's terms and privacy policy apply