IP Design Verification Engineer

Intel Corporation

Santa Clara (CA)

Hybrid

USD 106,000 - 149,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health insurance
Retirement plan
Paid vacation

Job summary

Intel Corporation in Santa Clara, California is hiring an IP Design Verification Engineer at the college graduate level to verify complex IP designs using SystemVerilog, UVM, and other industry-standard tools.

The role emphasizes hands-on test plan development, debugging, and documentation, with a hybrid on-site/off-site work model and a compensation package including stock bonuses, health benefits, and retirement options.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field.
  • 0+ year of hands-on experience, entry level.
  • Experience with Verilog/VHDL, SystemVerilog and UVM is preferred.

Responsibilities

  • Develop and implement test plans and verification strategies for IP designs.
  • Identify, debug, and resolve design and verification issues to ensure quality.
  • Collaborate with cross-functional teams to address challenges.
  • Generate comprehensive documentation for verification processes and test results.
  • Improve verification efficiency through automation and innovative practices.

Skills

Verilog
VHDL
SystemVerilog
UVM
Python scripting

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field

Job description

As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute test plans, identify and resolve bugs, and contribute to delivering robust IP solutions. Your work will directly support the development of innovative technologies that power Intel's products and strengthen their position in the market. Business group The Data Center Group (DCG) focuses on developing advanced technologies that accelerate data processing and storage solutions for diverse industries. This group drives innovation in hardware and software, delivering cutting-edge products to serve growing market demands. As part of DCG, you will collaborate with teams working to redefine the capabilities of data center infrastructure, supporting Intel's mission to enable a smarter, connected world.

Key Responsibilities
  • Develop and implement test plans and verification strategies for IP designs using industry-standard tools and methodologies.
  • Identify, debug, and resolve design and verification issues to ensure robust functionality and quality.
  • Collaborate closely with cross-functional teams, including design, architecture, and validation teams, to identify and address potential challenges.
  • Generate comprehensive documentation for verification processes, test results, and design improvements.
  • Continuously improve verification efficiency through automation and innovative practices.
Qualifications
  • This is an entry level position.
  • Minimum Qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with +1 year of hands-on experience.
  • +6 months of experience in: Hardware description languages such as Verilog or VHDL.
  • Hands-on experience with verification tools like SystemVerilog, UVM, or similar environments.
  • Digital design principles and computer architecture.
  • Preferred Qualifications: Familiarity with scripting languages such as Python or Perl for automation purposes.
  • Strong analytical thinking and problem-solving skills to debug complex issues.
  • Familiarity with AI tools such as Claude, Copilot, Codex, etc.
  • This position is not eligible for Intel immigration sponsorship.
  • Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Job Type: College Grad Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, Massachusetts, Beaver Brook

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A

Benefits
  • We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD
  • Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role: This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

IP Design Verification Engineer
IP Design Verification Engineer

Intel Corporation • Boxborough (MA)

Hybrid
USD 106,000 - 149,000
Hybrid work model
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 122,000 - 173,000
Stock bonuses
Health benefits
Retirement plan
+1
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Folsom (CA)

Hybrid
USD 122,000 - 173,000
Health benefits
Stock bonuses
Vacation
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Austin (TX)

Hybrid
USD 122,000 - 173,000
Hybrid work model
Stock bonuses
Competitive pay and benefits
Design Verification Graduate Intern 2027
Design Verification Graduate Intern 2027

Intel Corporation • Fort Collins (CO)

On-site
USD 106,000 - 107,000
Health benefits
Stock bonuses
Vacation
Design Verification Engineer
Design Verification Engineer

Intel • Santa Clara (CA)

On-site
USD 106,000 - 149,000
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Boxborough (MA)

Hybrid
USD 122,000 - 173,000
Platform Integration Engineer
Platform Integration Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 164,000 - 232,000
Design Verification Engineer
Design Verification Engineer

Intel Corporation • Santa Clara (CA)

On-site
USD 106,000 - 149,000
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 173,000
Competitive pay
Stock bonuses
Health benefits
+2