Intel Foundry Overlay Development Engineer

Intel Corporation; Hillsboro (OR); Hybrid; USD 156,000 - 255,000; Full time

Benefits offered by this job

Competitive pay

Stock bonuses

Hybrid work model

Job summary

Intel Corporation’s Logic Technology Development team seeks a seasoned Module Development Engineer to lead scientific research enabling advanced device architectures. You will design experiments, analyze results, and collaborate across teams to transfer technology into manufacturing.

You will work with ASML EUV/DUV systems, develop process overlays, and drive DOE/SPC methods to optimize lithography performance in cutting-edge nodes. Hybrid work model offered.

Qualifications

• Bachelor’s degree in a STEM field and extensive hands-on experience in lithography.
• DOE, SPC, and data analysis experience or training.
• Strong communication and cross-functional collaboration skills.

Responsibilities

• Lead scientific research enabling manufacturing of innovative device architectures.
• Design, execute, and analyze experiments to meet engineering specifications.
• Develop and protect intellectual property related to lithography processes.
• Integrate steps for manufacture of complex microprocessors and ramp to volume production.

Skills

Strong communication

Cross-functional teamwork

Attention to detail

Design of Experiments

Statistical Process Control

Troubleshooting

Education

Bachelor’s degree in Materials Science, Chemical Engineering, Chemistry, Physics, Mechanical Engineering, Electrical Engineering, or related STEM

Master’s degree in the same fields

Ph.D. in the same fields

Tools

ASML EUV/DUV scanners

Lithography equipment automation

Process control systems

Job description

Job Details:

Job Description:

Embark with us on a journey of growth and transformation as we create exceptionally engineered technology and bring AI everywhere. As a valued team member, your adaptability and attention to detail will contribute to our drive for results and relentless pursuit of quality, ensuring we meet our customers’ needs with precision.

Join us and build on our legacy of innovation and collaboration as we deliver world‑changing technology that improves the life of every person on the planet.

Life at Intel: https://jobs.intel.com/en/life-at-intel

This position is in the Logic Technology Development team working in one of the most advanced semiconductor process technologies in the world. You will design, execute, and analyze cutting edge experiments to develop the process of the next technologies to come into the market. Come join us and help shape the future of the semiconductor process for decades to come.

What we offer:

• We foster a collaborative, supportive, and exciting environment where the brightest minds in the world come together to achieve exceptional results.
• We give you opportunities to transform technology and create a better future by delivering products.
• We provide benefits that promote a healthy, enjoyable life: excellent medical plans, wellness programs, and amenities, time off, recreational activities, discounts on various products and services, and many more creative perks that make Intel a Great Place to Work.
• What we do: The Logic Technology Development (LTD) organization delivers the latest process technology innovations to drive Intel’s amazing product roadmap.

What you will be considered for:

LTD Module Development Engineers are responsible for leading scientific research enabling the manufacture of innovative device architectures but not limited to:

• Lead scientific research enabling the manufacture of innovative device architectures coupled with the realization of these architectures.
• Designing, executing, and analyzing experiments necessary to meet engineering specifications for their process.
• Participate in the development of intellectual property.
• Integrate the many individual steps necessary for the manufacture of complex microprocessors.
• Ramp to manufacturing volumes to demonstrate the technology meets requirements while simultaneously transferring the technology to counterparts in manufacturing via the Copy Exactly Methodology.

The successful candidate must demonstrate:

• Strong communication skills and the ability to work effectively in cross-functional development teams.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. The requirements listed would be obtained through a combination of industry‑relevant job experience, internship experience, and/or classes/research, and post‑doctoral research.

Minimum Qualifications – What You Bring

• Education:Bachelor’s degree with 12+ years, Master’s degree with 10+ years, or Ph.D. with 7+ years of experience in Materials Science, Chemical Engineering, Chemistry, Physics, Mechanical Engineering, Electrical Engineering, or a related STEM discipline.
• 7+ years of hands‑onlithography industry experience.
• Current experience inadvanced node overlay developmentprocesses.
• Proven ability totroubleshoot process impacts on overlay mark performance.
• Experience withintegrated process developmentto co‑optimize process flows and overlay mark design.
• Demonstrated proficiency in Design of Experiments (DOE), Statistical Process Control (SPC), and data analysis.

Preferred Qualifications — Where Your Background Shines

• Experience drivingintegrated process change methodologiesbased on overlay impact analysis.
• Directoverlay equipment developmentexperience and vendor engagement_._
• Hands‑on experience withASML EUV and DUV scanner platforms.
• Strong capability to troubleshoot complex process and production issues at advanced nodes_._
• Deep working knowledge oflithography equipment operation, including automation and process control systems.
• Familiarity withfactory automationor manufacturing execution and control systems.

Interview Tips: https://www.intel.com/content/www/us/en/jobs/hiring.html

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $155,520.00-255,200.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on‑site at their assigned Intel site and off‑site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.