Infra Systems Physical Architect

Qualcomm

San Diego (CA)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package

Job summary

A leading technology innovator in San Diego seeks an experienced ASIC Engineer to design and optimize high-performance NoCs. The ideal candidate will have expertise in ASIC design, a strong understanding of scripting languages like Python and TCL, and experience with timing analysis. This role offers a competitive salary range of $140,000 to $210,000, along with a comprehensive benefits package to support work-life balance. Collaboration with cross-functional teams is essential.

Qualifications

  • At least 4 years of experience in ASIC design, verification, or validation.
  • Knowledge of scripting languages like Python, PERL/TCL.
  • Ability to analyze area, latency, and power of the NoCs.

Responsibilities

  • Plan, define, model, design, and validate NoC architectures.
  • Collaborate with cross-functional teams for product execution.
  • Design methodologies for physical aware synthesis.

Skills

NoC Implementation Experience
Constraining and Timing Analysis
Physical Aware Synthesis
Physical Design
Formal verification
TCL programming
Clock tree Planning
Power domain analysis

Education

Bachelor's degree in Science, Engineering, or related field with 6+ years of experience
Master's degree in Science, Engineering, or related field with 5+ years of experience
PhD in Science, Engineering, or related field with 4+ years of experience

Tools

Design Compiler
Fusion Compiler
Genus
Primetime
Prime power
Innovus

Job description

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives AI (Artificial Intelligence) on the Edge. Moreover, Qualcomm innovates in Automotive technology, Low Power High Performance Compute, communication, and high-end data processing to help create a smarter, greener connected future for all. In these latest high-end SoCs (System on Chip) designed by Qualcomm, Infra Systems Group provides the necessary and optimized solutions for connecting various best in class IPs like CPU, GPUs, NSPs, Modems and to the latest best in class DDR. As a Qualcomm ASIC Engineer, you will plan, define, model, design, optimize, verify, validate, analyze, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Infra Systems team is actively seeking candidates for special Physical Architecture Engineering positions in our Infra Systems Architecture team. This team designs the best possible and optimized NoC (Network on Chip) which is highly floorplan driven. Also, as a Physical Architect engineer you will design architectures which can be implemented with best PPA. You will also produce custom methodologies best suited for implementing the NoC.

Tasks also involve Architecture, planning, and enablement of the best-in-class NoCs, customized implementation techniques, to achieve best in class latency, area, performance, and power goals. As a Physical Architect the tasks will include analysis, review, and improvement of functional and test (DFT) mode constraints for synthesis and place and route process. Also, should be able to design recipes for physical aware synthesis, special placement strategies, optimal floorplanning, special clocking solutions (like mesh clock tree), power planning and analysis for lower power, optimized special routing techniques for reduced wire delays, timing optimization and closure with signal integrity for MMMC designs. The individual also should have deep knowledge on scripting and software languages including Python, PERL/TCL, Linux/Unix shell and C. This individual will analyze area, latency, timing, and power of the NoCs and estimate/plan physically aware NoC architectures for a more optimal one for the future.

Preferred Qualifications
  • NoC Implementation Experience
    • AMBA Protocol
    • Cache Coherency mechanisms
  • Constraining and Timing Analysis experience
  • Physical Aware Synthesis
  • Physical Aware DFT
  • Physical Design
  • Clock tree Planning
    • Spine
    • Mesh CTS
  • Custom Placement and Routing and Source Sync Clock Routing
  • Formal verification experience
  • Power domain analysis experience
  • Design Compiler/Fusion Compiler/Genus/Primetime/Prime power/Innovus a plus
  • TCL programming in above tool environments will really be handy
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
EEO Employer Statement

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies

Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Pay range and Other Compensation & Benefits

$140,000.00 - $210,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design - Austin
Physical Design - Austin

Qualcomm • Austin (TX)

On-site
USD 115,000 - 174,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000
Physical Design Engineer (Engineer up to Principal Level)
Physical Design Engineer (Engineer up to Principal Level)

Socket.dev • San Diego (CA)

On-site
USD 123,000 - 250,000
Physical Design Engineer/Senior Engineer level
Physical Design Engineer/Senior Engineer level

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000
AI Systems Hardware Engineer
AI Systems Hardware Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 164,000 - 246,000
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Nutanix • San Diego (CA)

On-site
USD 116,000 - 173,000
Competitive benefits
Physical Design Engineer (Engineer up to Principal Level)
Physical Design Engineer (Engineer up to Principal Level)

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 123,000 - 250,000
Connectivity Project Engineer, Principal
Connectivity Project Engineer, Principal

Socket.dev • San Diego (CA)

On-site
USD 192,000 - 288,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 98,000 - 148,000