Hybrid Analog IC Design Engineer - High-Impact IP

Intel

Santa Clara (CA)

Hybrid

USD 142,000 - 269,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plan
Vacation

Job summary

Intel is seeking an Analog Circuit Design Engineer within the Advanced Design Foundational IP Organization (AD-FIP) of the Design Technology Platform (DTP). You will design and optimize analog and mixed-signal IPs across client, server, and networking technologies, collaborating with cross-functional teams to improve performance, power, area, and yield.

Responsibilities include tape-out activities, layout checks, and verification across advanced process nodes, ensuring robust silicon

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 4+ years in analog/mixed-signal design.
  • Expertise in analog circuit design, simulation, and verification.
  • Proficiency in CMOS technologies and layout understanding for analog circuits.
  • Experience with tape-out processes for analog mixed-signal circuits, including ADCs and DACs.
  • Knowledge of SoC analog layout checks and methodologies.

Responsibilities

  • Design, develop, and implement analog circuits and mixed-signal IPs (e.g., ADCs, DACs, regulators, high-speed I/O).
  • Perform circuit-level design, simulation, and optimization to meet power, performance, area, timing, and yield requirements.
  • Create floorplans, extract chip parameters, and simulate analog behavior models.
  • Develop test plans for design verification and evaluate results.
  • Collaborate with architecture and layout teams to maximize functionality and robustness.
  • Lead tape-out activities for analog/mixed-signal circuits and ensure silicon success.
  • Analyze and resolve performance and circuit issues during design and post-silicon validation.

Skills

Analog circuit design
Circuit simulation
Verification
CMOS layouts

Education

Bachelor's degree in Electrical Engineering or related
Master's degree in Electrical Engineering or related
PhD in related field

Job description

Intel is seeking an Analog Circuit Design Engineer within the Advanced Design Foundational IP Organization (AD-FIP) of the Design Technology Platform (DTP). You will design and optimize analog and mixed-signal IPs across client, server, and networking technologies, collaborating with cross-functional teams to improve performance, power, area, and yield.

Responsibilities include tape-out activities, layout checks, and verification across advanced process nodes, ensuring robust silicon

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Hybrid Analog IC Design Engineer - ADC/DAC & IP Focus
Hybrid Analog IC Design Engineer - ADC/DAC & IP Focus

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
Senior Hybrid Analog IC Design Engineer
Senior Hybrid Analog IC Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Analog IC Design Engineer – Hybrid, Stock & Benefits
Analog IC Design Engineer – Hybrid, Stock & Benefits

Intel • Hillsboro (OR)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Analog Engineer
Analog Engineer

Intel • Santa Clara (CA)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Analog Engineer
Analog Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Analog Engineer
Analog Engineer

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
Analog Engineer
Analog Engineer

Intel • Hillsboro (OR)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Analog Design Engineer: High-Density Low-Power ICs | Equity
Analog Design Engineer: High-Density Low-Power ICs | Equity

Elevate • San Diego (CA)

Hybrid
USD 80,000 - 125,000
Health insurance
Unlimited PTO
Performance bonuses
+10
Senior Analog IC Design Engineer – Silicon Photonics
Senior Analog IC Design Engineer – Silicon Photonics

Intel Corporation • Santa Clara (CA)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Analog IC Design Engineer: High-Speed CMOS
Senior Analog IC Design Engineer: High-Speed CMOS

Elevate-Semiconductor-1 • San Diego (CA)

On-site
USD 125,000 - 145,000