High Speed IO Analog Mixed Signal Architect/ Design Engineer

AMD; San Jose (CA); On-site; USD 140,000 - 230,000; Full time

Benefits offered by this job

AMD benefits at a glance

Job summary

AMD in San José, California, seeks an experienced analog/mixed-signal IP designer to lead top‑level architecture and block specifications for high‑speed IO and memory interfaces. You will work with system architects to translate specs into AMS blocks, author verification plans, and supervise pre‑ and post‑silicon activities.

The role requires MS/PhD in EE/CE or equivalent, hands‑on AMS experience, and strong communication skills. Visa sponsorship is not available. Benefits at a glance.

Qualifications

• MS or PhD in Electrical/Computer Engineering or equivalent.
• Strong background in analog/mixed-signal IP design and verification.
• Experience with high-speed IO interfaces and PHY/IP blocks.
• Proven ability to lead design reviews and produce technical specs.

Responsibilities

• Lead definition and sign-off of analog/mixed-signal IP top level architecture.
• Collaborate with system architects to translate system specs to AMS blocks.
• Prepare pre-silicon verification plans and post-silicon validation tests.
• Supervise layout activities and support bring-up and test plans.

Skills

AMS design

High-speed IO design

Analogue mixed-signal

Circuit block architecture

Sign-off & verification

Cross-functional collaboration

Problem solving

Communication skills

Education

MS or PhD in Electrical/Computer Engineering

Tools

Cadence Schematic Capture

Cadence Virtuoso

Spectre

HSPICE

Job description

Mission and Culture

At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Role

Be part of AMD’s analog/mixed signal IP design team responsible for the design and development of next generation IOs, high speed memory (LPDDRx, gDDRx, HBMx) and die‑to‑die Gbps proprietary PHY IP solutions. Establish AMD’s technological leadership position in analog circuit architecture and design with a proven track record for problem solving and innovation.

The Person

The ideal candidate has experience leading others in technical settings and excellent communication, writing, and presentation skills.

Key Responsibilities

• High Speed IO/DDR/die‑to‑die (d2d)/SerDes AMS circuit architecture and design
• Lead definition, review and sign‑off on analog/mixed signal IP top level architecture and component/circuit level specifications
• Work and collaborate with System/Platform & SOC architects to translate system level specs to AMS blocks/circuit level specifications.
• Author AMS blocks circuit and architecture technical specifications, AMS pre‑silicon verification, AMS post‑silicon characterization/validation test plans.
• Supervise pre‑silicon layout, post‑silicon characterization and debug.
• Support product bring‑up and debug, and sign‑off on test‑plans and characterization reports.

Preferred Experience

• Hand‑on design experience in multi‑Gbps serial interfaces (PCIE, USB, …), parallel high BW memory interface PHY/IOs (LPDDRx, HBM, gDDR, …) and die‑to‑die/chip‑to‑chip links PHY IPs
• Strong fundamentals and knowledge of mixed signal circuit architecture and design techniques for receiver/transmitter and PLL/DLL/clocking. In‑depth knowledge of analog mixed‑signal concepts like mismatch mitigation, linearity, stability, low‑power and low‑noise techniques
• Solid experience designing and architecting analog mixed‑signal circuit blocks including DLLs, phase interpolator, low jitter clock distribution, bandgap, biasing circuits, LDO regulators, amplifiers, comparators. Experience in mixed signal design circuit blocks such as digital/analog DLLs, duty cycle corrector, clock and data recovery, clock mixer, …
• Solid Understanding of high-speed IO signaling topologies and architectures including system‑silicon co‑design/co‑optimizations for best in class PPA.
• Solid understanding of high speed IO link budget analysis and jitter/SNR metrics and design trades.
• Experience in low power design techniques for high speed/custom digital circuit (e.g. CMOS/CML high speed design for counters, dividers, …) design and analysis including transistor level timing sign‑off
• Solid understanding of power, area and performance trade‑offs in mixed signal IP design
• Design Experience in FinFET advanced CMOS process nodes 16nm/7nm/3nm and below and understanding of transistor device performance and fundamentals
• Proficient in AMS design flows, tools, and methodologies. Familiar with Cadence schematic capture, virtuoso, Spectre and/or HSPICE circuit simulation tools
• Work with project‑manager, system architects, IC designers and physical designers to guarantee quality/timely deliverables meeting project’s schedule and technical requirements
• Analytical thinking, inventive, and Quality‑oriented mindset. Strong and effective technical and management communication at the peer and upward management levels.
• Track record of successfully taking AMS designs to production
• Excellent written and verbal communication skills and ability to work cross‑functionally, cross‑geographies collaborating and being part of a multi‑disciplinary team in a dynamic/fast‑paced environment.
• Exhibit strong initiative and ownership of tasks and responsibilities. Seek help proactively as well as share and pass on knowledge.

Academic Credentials

• MS or PhD in Electrical, Computer Engineering or related equivalent

Location

San José, California (Anywhere in California)

Visa Sponsorship

This role is not eligible for visa sponsorship.

Benefits

AMD benefits at a glance.

Equal Opportunity

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Responsible AI

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

Posting Note

This posting is for an existing vacancy.