Hardware/Software Co-Design Engineer, Inference

Google LLC

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google Sunnyvale, CA is seeking a Hardware/Software Co-Design Engineer, Inference to shape AI/ML hardware acceleration and TPU architecture. You’ll bridge model innovations with next-generation silicon, collaborating across AI research, hardware designers, and software teams.

You will drive integration of ML research and advanced silicon architectures, delivering high-performance, power-efficient accelerators for serving and training workloads at scale.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience in computer architecture, chip architecture, or hardware-software co-design.
  • Experience developing systems for performance modeling, simulation, or system analysis.

Responsibilities

  • Drive the definition and optimization of the hardware/software stack to enable performant training and serving of large ML models.
  • Collaborate with research and modeling teams to innovate on model architectures, focusing on scaling, quality, and their direct impact on hardware performance.
  • Lead the development of configurable architectural simulators and cycle-accurate performance models to quantify microarchitectural optimizations and evaluate architectural decisions.
  • Conduct system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements.
  • Engage with partners across hardware design, compiler development, and ML research to transition architectural innovations from concept to production.

Skills

Computer architecture
Hardware-software co-design
Performance modeling
ML frameworks
Cross-functional collaboration

Education

Bachelor's degree in ECE/CS/related field
Master's or PhD in ECE/CS/related field

Tools

TensorFlow
PyTorch

Job description

Hardware/Software Co-Design Engineer, Inference

Share Hardware/Software Co-Design Engineer, Inference

Google Sunnyvale, CA, USA

In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience in computer architecture, chip architecture, or hardware-software co-design.
  • Experience developing systems for performance modeling, simulation, or system analysis.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience architecting hardware solutions or performance optimizations for ML training and inference.
  • Experience with deep learning frameworks such as TensorFlow or PyTorch.
  • Deep understanding of ML trends, business drivers, and the software ecosystem.
  • Ability to engage and collaborate with hardware designers, software architects, and ML researchers.
About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will act as a key technical anchor bridging the gap between model architecture innovation and next-generation hardware design. Operating cross-functionally across AI research and engineering, you will help shape the architectural roadmap for our future machine learning serving and training capabilities. You will drive the integration of Machine Learning (ML) research such as the training and serving of massive foundation models with advanced silicon architectures to deliver industry-leading, high-performance, and power-efficient accelerators.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits. Learn more about benefits at Google.

  • Drive the definition and optimization of the hardware/software stack to enable performant training and serving of large ML models.
  • Collaborate with research and modeling teams to innovate on model architectures, focusing on scaling, quality, and their direct impact on hardware performance.
  • Lead the development of configurable architectural simulators and cycle-accurate performance models to quantify microarchitectural optimizations and evaluate architectural decisions.
  • Conduct system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements.
  • Engage with partners across hardware design, compiler development, and ML research to transition architectural innovations from concept to production.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google LLC • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Technical Lead, Hardware/Software Codesign, TPU Inference
Technical Lead, Hardware/Software Codesign, TPU Inference

Google LLC • Sunnyvale (CA)

On-site
USD 240,000 - 333,000
Machine Learning Hardware Architect, Google Cloud
Machine Learning Hardware Architect, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior Staff Performance Codesign Engineer, TPU
Senior Staff Performance Codesign Engineer, TPU

Google • Town of Montana (WI)

On-site
USD 240,000 - 333,000
Equity
Benefits
Hardware/Software Co-Design Engineer, Inference
Hardware/Software Co-Design Engineer, Inference

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior Performance Co-Design Engineer, Google Cloud TPU
Senior Performance Co-Design Engineer, Google Cloud TPU

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior Performance Co-Design Engineer, Google Cloud TPU
Senior Performance Co-Design Engineer, Google Cloud TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Engineering Manager, ML Performance
Engineering Manager, ML Performance

Google LLC • Sunnyvale (CA)

On-site
USD 207,000 - 300,000
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
Machine Learning Hardware Architect, Google Cloud
Machine Learning Hardware Architect, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000