Hardware Engineer, PCB Layout

Meta

United States

On-site

USD 173,000 - 245,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Meta seeks a Staff PCB Layout Engineer to drive the design and delivery of complex PCBs for large-scale infrastructure hardware. You will define layout architecture, establish standards, and collaborate with mechanical, electrical, and manufacturing teams to shape board-level design from concept through mass production.

You will lead SI/PI analysis, drive manufacturability reviews with vendors, and maintain organization-wide PCB layout standards across programs.

Qualifications

  • 8+ years in PCB layout for high-speed digital systems.
  • 8+ years with Cadence Allegro or Mentor Xpedition.
  • Experience defining stack-up, impedance, and design rules for high-layer-count boards.
  • Collaborating with signal integrity and power integrity teams to translate simulations into layout decisions.
  • Leading PCB layout efforts across full product development lifecycle from schematic to manufacturing release.

Responsibilities

  • Define PCB layout architecture and floorplanning strategies for complex, high-layer-count boards used in infrastructure hardware.
  • Establish and own PCB design rules, constraints, and layout guidelines for high-speed interfaces including PCIe, DDR, Ethernet, and SerDes.
  • Lead signal integrity and power integrity analysis in collaboration with EE teams, driving layout decisions based on simulations.

Skills

PCB layout design
High-speed digital
Signal integrity
Power integrity
Team leadership

Tools

Cadence Allegro
Mentor Xpedition

Job description

Meta is seeking a Staff PCB Layout Engineer to drive the design and delivery of complex printed circuit boards for large-scale infrastructure hardware. In this role, you will define layout architecture and establish engineering standards for high-speed digital, power delivery, and signal integrity-critical designs that power Meta's data center and infrastructure platforms. You will partner with electrical engineers, mechanical engineers, and manufacturing teams to shape board-level design strategy from concept through mass production, ensuring reliability and performance at scale.

Hardware Engineer, PCB Layout Responsibilities:
  • Define PCB layout architecture and floorplanning strategies for complex, high-layer-count boards used in infrastructure and data center hardware
  • Establish and own PCB design rules, constraints, and layout guidelines for high-speed interfaces including PCIe, DDR, Ethernet, and SerDes
  • Lead signal integrity and power integrity analysis in collaboration with electrical engineering teams, driving layout decisions based on simulation results
  • Drive design-for-manufacturability reviews with contract manufacturers and PCB fabricators to ensure yield, reliability, and cost targets are met
  • Define and maintain organization-wide PCB layout standards, templates, and best practices adopted across infrastructure hardware programs
  • Collaborate with mechanical engineers to resolve board-level packaging constraints, thermal management requirements, and enclosure integration challenges
  • Provide technical guidance to other layout engineers across multiple concurrent infrastructure hardware programs
  • Partner with supply chain and component engineering teams to evaluate and qualify alternative components and footprints
  • Lead post-layout verification activities including design rule checks, electrical rule checks, and pre-production board bring-up support
  • Evaluate and introduce new EDA tooling, layout methodologies, and fabrication technologies to improve design quality and cycle time
Minimum Qualifications:
  • 8+ years of experience in PCB layout design for high-speed digital systems, including boards with DDR, PCIe, or high-speed SerDes interfaces
  • 8+ years of experience with industry-standard EDA layout tools such as Cadence Allegro, Mentor Xpedition, or equivalent
  • Experience defining PCB stack-up configurations, impedance control strategies, and design rule constraints for high-layer-count boards
  • Experience collaborating with signal integrity and power integrity teams to translate simulation results into layout implementation decisions
  • Experience leading PCB layout efforts across the full product development lifecycle from schematic capture through manufacturing release
Preferred Qualifications:
  • Experience designing PCBs for data center infrastructure hardware including server, storage, or networking platforms
  • Experience with high-speed (100Gbps+) signal interfaces
  • Experience establishing layout centers of excellence or defining team-wide PCB design standards across multiple concurrent programs
  • Experience with complex designs using custom ASICs
About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affiliated Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$173,000/year to $245,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Meta • Menlo Park (CA)

On-site
USD 173,000 - 245,000
Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Meta • Augusta (ME)

On-site
USD 173,000 - 245,000
Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Meta • Juneau (AK)

On-site
USD 173,000 - 245,000
Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Meta • Boise (ID)

On-site
USD 173,000 - 245,000
Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Meta • Carson City (NV)

On-site
USD 173,000 - 245,000
Hardware Engineer
Hardware Engineer

Meta • Menlo Park (CA)

On-site
USD 118,000 - 170,000
Bonus
Equity
Benefits
Hardware Engineer, PCB Layout
Hardware Engineer, PCB Layout

Hardware FYI • Menlo Park (CA)

On-site
USD 140,000 - 200,000
Network Hardware Engineer, Infrastructure
Network Hardware Engineer, Infrastructure

Meta • Menlo Park (CA)

On-site
USD 173,000 - 245,000
Analog Layout Lead, Silicon Engineering
Analog Layout Lead, Silicon Engineering

Meta • Burlingame (CA)

On-site
USD 178,000 - 250,000
Hardware Engineer, Power (DC/DC)
Hardware Engineer, Power (DC/DC)

Meta • Menlo Park (CA)

On-site
USD 144,000 - 204,000
Bonus
Equity
Benefits