Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

Cisco

Denver (CO)

Remote

USD 170,000 - 210,000

Full time

7 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cisco Silicon One, based in the United States, seeks a Signal and Power Integrity Technical Lead to drive next-generation ASIC packaging. You will define design rules, analyze SI/PI, and collaborate with interposer, substrate, and PCB teams to deliver high-quality packaging for Cisco platforms.

Lead reviews, mentor engineers, and promote postmortems and continuous improvement across multi-disciplinary teams while ensuring performance, reliability, and manufacturability.

Qualifications

  • Bachelor's degree in Electrical Engineering with 8+ years SI/PI experience, or higher degrees with equivalent experience.
  • Experience with 56G PAM4 SerDes, channel modeling, BER prediction.
  • Proficiency with pre- and post-layout SI/PI simulations using Cadence Sigrity, Ansys HFSS, and Keysight ADS.

Responsibilities

  • Develop and verify high-speed ASIC packages ensuring SI/PI performance across interposer, substrate, and PCB.
  • Lead design rule development for ultra-high-speed signaling while meeting power, performance, and area goals.
  • Mentor junior engineers and coordinate with layout, packaging, and system teams to resolve complex issues.
  • Define processes and tools for complex ASIC/package developments and participate in architecture discussions.

Skills

High-Speed Design
SI/PI Simulations
Layout Review
SPICE Analysis

Education

Bachelor of Electrical Engineering
Master of Electrical Engineering
PhD in Electrical Engineering

Tools

Cadence Sigrity
Ansys HFSS
Keysight ADS
Cadence APD
Ansys EM

Job description

The application window is expected to close on: 01/28/2027

This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants residing within the United States.

Meet the Team

Cisco Silicon One (#CiscoSiliconOne) is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and carry over 90% of IP traffic. Cisco Silicon One is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest 2.5D fanout technologies for large-scale integration, using the latest signaling and data transfer technologies. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry!

Your Impact

We are seeking a highly qualified Signal and Power Integrity Technical Lead to help us develop our next generation ASIC packaging to help define, design and verify ASIC packaging to be deployed in a range of Cisco platforms.

  • Develop, document, and implement design rules for ultra-high-speed signaling, ensuring power, performance, and area goals are met for products.
  • Analyze substrate signal integrity (SI) and power integrity (PI), providing feedback and collaborating with the layout team to develop optimal solutions across interposer, substrate, and PCB.
  • Design, document, and develop ASIC packages for high-volume, high-quality release, including post-layout extraction and reporting.
  • Collaborate with system partners, vendors, and design leads to achieve combined power and signal integrity and to resolve complex technical issues using advanced technology design rules.
  • Define the processes, methods, and tools for the design and implementation of complex ASIC/package developments.
  • Lead or participate in chip architecture discussions and the definition, architecture, and design of high-performance ASICs, including reviews of intricate IC and analog/mixed-signal circuit designs.
  • Mentor and support the signal integrity team, junior engineers, and influence packaging/hardware teams, ensuring all technical specifications and innovative solutions are met.
  • Develop and promote a culture of design reviews, postmortems, and continuous improvement across multi-disciplined engineering teams.
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering and 8+ years of relevant signal and power integrity experience, or Master's degree in Electrical Engineering and 6+ years of relevant signal and power integrity experience, or PhD in Electrical Engineering and 3+ years of relevant signal and power integrity experience.
  • High-Speed Design & Theory: Experience with high-speed design principles, including Transmission Line Theory, electromagnetics, scattering parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures, channel modeling, and BER prediction.
  • SI/PI Simulation Proficiency: Experience with pre- and post-layout signal and power integrity (SI/PI) simulations using industry-standard EDA tools such as Cadence Sigrity, Ansys HFSS, and Keysight ADS.
  • Layout Review & Physical Validation: Experience conducting detailed layout reviews and physical design validation using tools such as Cadence APD and Ansys EM flows to ensure signal performance and crosstalk mitigation.
  • Circuit Analysis: Experience with SPICE for circuit-level analysis, signal modeling, and performance validation.
Preferred Qualifications
  • Skilled in articulating ideas and technical concepts to diverse audiences, both verbally and in writing.
  • Experience with high-bandwidth memory (HBM) or high-speed memory interface SI.
  • Experience with die-to-die interfaces (UCIe or proprietary).
  • Experience with advanced packaging (CoWoS, EMIB, interposer-based designs), including SI/PI analysis of 2.5D ASIC packaging.
  • Experience with Vector Network Analysis.
  • Experience with IBIS.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

Cisco • Atlanta (GA)

Remote
USD 150,000 - 190,000
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

Cisco • Dallas (TX)

Remote
USD 150,000 - 230,000
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

Cisco • Cary (NC)

Remote
USD 160,000 - 230,000
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

Cisco • Allentown

Remote
USD 180,000 - 240,000
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead [Remote]
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead [Remote]

Anysilicon • San Jose (CA), Northern (KY)

Remote
USD 150,000 - 210,000
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)
Hardware ASIC Packaging SI/PI Simulation and Design Lead (Remote)

020 Cisco Systems, Inc. • San Jose (CA)

Remote
USD 187,000 - 268,000
ASIC Board Design Engineer – System Lead, PCB Layout, Signal Integrity, and System Architecture (Onsite)
ASIC Board Design Engineer – System Lead, PCB Layout, Signal Integrity, and System Architecture (Onsite)

Cisco • Milpitas (CA)

On-site
USD 180,000 - 240,000
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000
Principal Hardware Systems Architect - ASIC (Silicon One) Ecosystem Integration & Product Strategy (Hybrid)
Principal Hardware Systems Architect - ASIC (Silicon One) Ecosystem Integration & Product Strategy (Hybrid)

Cisco • San Jose (CA)

Hybrid
USD 234,000 - 330,000
ASIC Packaging Signal/Power Integrity Hardware Engineer [Hybrid]
ASIC Packaging Signal/Power Integrity Hardware Engineer [Hybrid]

Anysilicon • San Jose (CA)

Hybrid
USD 120,000 - 170,000