Enable job alerts via email!

GPU Design Engineer – Memory Hierarchy

Apple Inc.

Santa Clara (CA)

On-site

USD 121,000 - 184,000

Full time

14 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading technology company seeks a GPU Design Engineer to innovate and enhance GPU architectures. The role involves micro-architecture specification and coding, focusing on collaboration and dynamic problem solving. Applicants should have a solid educational background in engineering and relevant skills in logic design and computer architecture.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
Tuition reimbursement
Discretionary bonuses
Relocation assistance

Qualifications

  • Knowledge of logic and computer architecture fundamentals.
  • Proficient in Verilog/System Verilog.
  • Minimum Bachelor's degree required.

Responsibilities

  • Participate in micro-architecture specification and RTL coding.
  • Explore architecture trade-offs in performance, area, and power consumption.
  • Collaborate with verification team for functional simulation and debug.

Skills

Logic design fundamentals
Computer architecture fundamentals
Verilog/System Verilog

Education

Bachelor of Science (BS)

Tools

Perl
Python
Ruby

Job description

Santa Clara, California, United States Hardware

Add to Favorites GPU Design Engineer – Memory Hierarchy

Removed from favorites

Description

As a GPU Design Engineer, you will participate in micro-architecture specification and RTL coding. Explore architecture trade-offs in performance, area and power consumption. You will collaborate with verification team for functional simulation and debug. You will go beyond the industry norm and demonstrate creativity in problem solving, ability to think dynamically outside of standard convention, and quickly adapt to new technical areas.

Minimum Qualifications
  • Knowledge of logic design fundamentals
  • Knowledge of computer architecture fundamentals
  • Proficiency in Verilog/System Verilog and HDL
  • Minimum of BS degree
Preferred Qualifications
  • Experience and knowledge of CPU or GPU architecture
  • Knowledge in one or more areas of cache design, on-chip interconnect network, data compression or shader processor
  • Ability to work well in a team with strong communication skills
  • Understanding of high performance, low power designs
  • Experience with scripting languages such as Perl, Python and Ruby
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $121,900 and $183,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Add to Favorites GPU Design Engineer – Memory Hierarchy

Removed from favorites

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

GPU Design Engineer – Memory Hierarchy

AECOM

Santa Clara

On-site

USD 143,000 - 265,000

2 days ago
Be an early applicant

GPU Design Engineer – Memory Hierarchy

Apple

Santa Clara

On-site

USD 143,000 - 265,000

30+ days ago

SRAM Circuit Design Engineer

Apple Inc.

Santa Clara

On-site

USD 117,000 - 178,000

30+ days ago

SRAM Circuit Design Engineer

Apple

Santa Clara

On-site

USD 175,000 - 313,000

30+ days ago