GFX/Display IP Digital Design Engineer

Meta

Sunnyvale (CA)

Hybrid

USD 180,000 - 240,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Meta is seeking a GFX/Display IP Digital Design Engineer in Sunnyvale, CA to contribute to ASIC digital μArchitecture and design. You will work with researchers and engineers to optimize low-power accelerators and custom silicon solutions for next-gen devices.

The role involves micro-architecture development, RTL coding, and collaboration with DV/PD teams to ensure IP/sub-system integration and performance targets are met.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume.
  • Experience in digital design μArchitecture, RTL coding, and micro-architecture development.
  • Experience communicating technical design decisions and trade-offs to cross-functional partners.

Responsibilities

  • Contribute to ASIC digital μArchitecture and design.
  • Assist performance/power analysis of the design and help meet power and performance targets.
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration.
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test.
  • Develop micro-architecture, RTL coding, and design verification for complex IPs.
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads.

Education

Bachelor's degree
6+ years experience

Job description

# GFX/Display IP Digital Design EngineerSunnyvale, CA+3 locationsHardware+ 1 moreApply nowMeta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.---## GFX/Display IP Digital Design Engineer Responsibilities* Contribute to ASIC digital μArchitecture and design* Assist performance/power analysis of the design and help meet power and performance targets* Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration* Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test* Develop micro-architecture, RTL coding, and design verification for complex IPs* Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads## Minimum Qualifications* Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience* 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume* Experience in digital design μArchitecture, RTL coding, and micro-architecture development* Experience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior GFX/Display IP Digital Design Engineer
Senior GFX/Display IP Digital Design Engineer

Meta • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000
Senior GFX & Display IP Digital Design Engineer
Senior GFX & Display IP Digital Design Engineer

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Equity
Benefits package
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
GFX/Display IP Digital Design Engineer
GFX/Display IP Digital Design Engineer

Meta • San Diego (CA)

On-site
USD 146,000 - 209,000
Equity
Benefits package
Low-Power ASIC Design Engineer for SoC & IP
Low-Power ASIC Design Engineer for SoC & IP

Anysilicon • Sunnyvale (CA)

Hybrid
USD 140,000 - 210,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Design
ASIC Engineer, Design

Anysilicon • Sunnyvale (CA)

Hybrid
USD 140,000 - 210,000
Physical Design Engineer (Sunnyvale, CA)
Physical Design Engineer (Sunnyvale, CA)

Tachyum • Sunnyvale (CA)

On-site
USD 150,000 - 300,000
Competitive salary
Equity and benefits
International environment
+3
Silicon Engineer: ML/Video Acceleration ASIC Design
Silicon Engineer: ML/Video Acceleration ASIC Design

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Design/Verification Engineer
ASIC Design/Verification Engineer

Salt • San Francisco (CA)

Hybrid
USD 180,000 - 280,000