FPGA Design Engineer (MTD, San Jose, CA) (San Jose, CA, US)

LitePoint

San Jose (CA)

On-site

USD 135,000 - 217,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health and wellness benefits
Retirement savings plans
Paid vacation and holidays

Job summary

Teradyne’s Memory Test Division seeks an FPGA Design Engineer to support memory test instrumentation, combining digital/analog design with ASIC/FPGA tech. The role emphasizes delivering reliable products and collaborating in a global team.

Qualifications include a Bachelor’s in Electrical Engineering with 5+ years of experience, strong RTL/VHDL/Verilog skills, and familiarity with lab gear; travel may be required, and a discretionary bonus may apply.

Qualifications

  • Bachelor’s Degree or equivalent in Electrical Engineering or related field, 5+ years of relevant work experience, or Master’s Degree with 3+ years.
  • Experience with Digital Design and Architecture.
  • RTL coding, synthesis, timing closure and lab validation.
  • Experience with Static Timing Analysis of ASICs or FPGAs.
  • Experience with digital simulation testbench creation.
  • Experience with C or C++.
  • Familiarity with lab equipment such as oscilloscopes, power supplies and waveform generators.

Responsibilities

  • Architect and implement FPGA solutions to support next generation Flash and DRAM test instrumentation.
  • Provide technical guidance to junior engineers
  • Turn abstract concepts and customer requirements into reliable, extensible designs.
  • Maintain and extend existing FPGA designs to support quality improvements and customer needs.
  • Maintain schedule commitments and deliver high quality end products.
  • Occasional travel may be required.

Skills

Digital design
RTL coding
C/C++
Verilog HDL
Static timing analysis
Lab validation

Education

Bachelor’s degree in Electrical Engineering or related
Master’s degree or equivalent (optional)

Tools

Verilog HDL tools
FPGA tool flows (Altera/AMD)
Digital simulation tools

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our growing portfolio of cutting-edge memory test solutions.

MTD creates advanced solutions for complex testing applications, driving innovation through creativity and diverse perspectives. Our test instrumentation supports the world’s most advanced memory technologies, combining state-of-the-art digital and analog designs, cutting-edge ASIC/FPGA technologies, liquid cooling, and high-performance signal delivery.

We are looking for an FPGA Design Engineer with exceptional technical skills and a strong desire to collaborate on team-oriented projects. Success in this role means delivering high-quality, reliable products to market quickly. If you’re excited to join a dynamic, global team, Teradyne may be the place for you!

  • Architect and implement FPGA solutions to support next generation Flash and DRAM test instrumentation.
  • Provide technical guidance to junior engineers
  • Turn abstract concepts and customer requirements into reliable, extensible, and supportable designs.
  • Assist in the maintenance and extension of existing FPGA designs to support quality improvement and emerging customer requirements.
  • Maintain schedule commitments and deliver high quality end products.
  • Occasional travel may be required.
All About You

We seek individuals who share our passion. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • Bachelor’s Degree or equivalent in Electrical Engineering or a closely related field with a minimum of 5 years of relevant work experience, or Master’s Degree or equivalent with a minimum of 3 years of relevant work experience.
  • Experience with Digital Design and Architecture
  • RTL coding, synthesis, timing closure and lab validation
  • Experience with Static Timing Analysis of ASICs or FPGAs
  • Experience with digital simulation testbench creation
  • Experience with C or C++
  • Familiarity with lab equipment such as oscilloscopes, power supplies and waveform generators.
Additional Desired Skills
  • FPGA Transceiver based design experience
  • Experience with DRAM and Flash Memory interfaces
  • Experience with Altera/AMD FPGA tool flows
  • Proficiency with Verilog HDL Language
  • Familiarity with UVM Methodology
  • Scripting languages experience
  • Linux and Windows operating systems experience
  • Familiarity with ATE instrumentation
Compensation

The base salary range for this role is $135,400 - $216,600. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan: This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Design Engineer (MTD, San Jose, CA) (San Jose, CA, US)
Senior FPGA Design Engineer (MTD, San Jose, CA) (San Jose, CA, US)

LitePoint • San Jose (CA)

On-site
USD 170,000 - 273,000
Health benefits
Retirement savings plans
Paid vacation and holidays
+1
FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)
FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 123,000 - 197,000
Medical, dental, vision
Retirement savings plans
Life and disability insurance
+2
FPGA Design Engineer (MTD, San Jose, CA)
FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 135,400 - 216,600
FPGA Engineering Manager (MTD, San Jose, CA) (San Jose, CA, US)
FPGA Engineering Manager (MTD, San Jose, CA) (San Jose, CA, US)

LitePoint • San Jose (CA)

On-site
USD 171,000 - 274,000
Discretionary bonus
Health benefits
FPGA Engineering Manager (MTD, San Jose, CA)
FPGA Engineering Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,600
Senior FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)
Senior FPGA Design Engineer (MTD, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 155,000 - 248,000
Health and well-being benefit programs
FPGA Engineering Manager (MTD, Tualatin, OR) (Tualatin, OR, US)
FPGA Engineering Manager (MTD, Tualatin, OR) (Tualatin, OR, US)

LitePoint • Tualatin (OR)

On-site
USD 172,000 - 232,000
Senior FPGA Design Engineer (MTD, San Jose, CA)
Senior FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 170,400 - 272,600
FPGA Engineering Manager (MTD, San Jose, CA)
FPGA Engineering Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,600
Senior FPGA Design Engineer (Nextest, Tualatin, OR)
Senior FPGA Design Engineer (Nextest, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 170,400 - 272,600
Discretionary bonus
Comprehensive benefits package