Enable job alerts via email!

FPGA Design Engineer

General Dynamics Mission Systems

Cambridge (MA)

On-site

USD 131,000 - 140,000

Full time

6 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

General Dynamics Mission Systems seeks a Cyber FPGA Design Engineer to lead product design in a collaborative environment. This position requires expertise in FPGA developments, relevant academic qualifications, and an active Secret security clearance. The role offers a competitive salary and various benefits, including a sign-on bonus and flexible schedules.

Benefits

401k matching
flexible time off
paid parental leave
healthcare benefits
wellness programs

Qualifications

  • Bachelor’s or Master’s degree plus relevant experience required.
  • Active Department of Defense Secret security clearance needed.
  • Experience with Zynq UltraScale+ MPSoC or similar FPGAs preferred.

Responsibilities

  • Responsible for product design from system architecture to production.
  • Work with teams to define and refine FPGA design requirements.
  • Design and integrate custom solutions and ensure design closure.

Skills

FPGA design
VHDL
cross-functional collaboration
embedded solutions
multi-tasking

Education

Bachelor’s degree in Electrical or Computer Engineering
Master’s degree in relevant field

Tools

Vivado

Job description

Basic Qualifications

Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, or Mathematics field, plus a minimum of 5 years of relevant experience; or a Master’s degree plus a minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at the time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position

Role and Position Objectives:

Sign-on Bonus up to $5000

As a Cyber FPGA Design Engineer, you’ll be a member of a cross-functional team responsible for product design from system architecture and requirements allocation through product release and production of cost-sensitive secure products.

Preferred skills and experiences include: experience with Zynq UltraScale+ MPSoC or similar FPGAs, Vivado or similar tools; VHDL or similar languages.

What sets you apart:

  • Experience implementing cutting-edge FPGA designs and achieving design closure to meet area, power, and timing constraints.
  • Integrating and closing timing on designs that include custom-developed solutions with embedded hard and soft processors, as well as commercial and custom IP.
  • Ability to work with cross-functional teams to define and refine FPGA design requirements.
  • Supporting development teams with hardware/software integration and testing of FPGA designs.
  • Ability to multi-task and handle numerous jobs simultaneously.
  • Experience designing, building, and producing low to high volume products.
  • Active Secret clearance is required.

Our Commitment to You:

  • An exciting career path with opportunities for continuous learning and development.
  • Research-oriented work alongside award-winning teams developing practical solutions for our nation’s security.
  • Flexible schedules with every other Friday off work, if desired (9/80 schedule).
  • Competitive benefits, including 401k matching, flexible time off, paid parental leave, healthcare benefits, wellness programs, employee resource and social groups, and more.
  • See more at gdmissionsystems.com/careers/why-work-for-us/benefits

Workplace Options:

This position is fully on-site at our Dedham, MA or Scottsdale, AZ facilities. Relocation assistance is available.

#CJ3

Salary Note: This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. The combined salary range is USD $131,726.00 - USD $140,000.00 per year.

Company Overview:

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high-technology solutions, products, and services that enable customers to successfully execute missions across all domains of operation. With a global team of over 12,000 professionals, we partner with industry leaders to expand the bounds of innovation in defense and scientific arenas. We value trust, honesty, alignment, and transparency. We offer highly competitive benefits and pride ourselves on being a great place to work with a shared sense of purpose. Join us if you resonate with our mission and values!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

ASIC / FPGA Design Engineer

BTA Design Services

Remote

USD 100,000 - 140,000

4 days ago
Be an early applicant

FPGA Design Engineer

ZipRecruiter

New York

Remote

USD 120,000 - 160,000

12 days ago

FPGA Design Engineer

Davita Inc.

Dedham

On-site

USD 100,000 - 140,000

Yesterday
Be an early applicant

Senior Principal FPGA Design Engineer

Out in Science, Technology, Engineering, and Mathematics

Manchester

On-site

USD 126,000 - 216,000

Yesterday
Be an early applicant

Principal FPGA Design Engineer (VHDL)

Medtronic

Newton

Hybrid

USD 134,000 - 202,000

14 days ago

Principal FPGA/Sr. Principal FPGA Design Engineer

Northrop Grumman Corp. (JP)

Illinois

On-site

USD 115,000 - 174,000

4 days ago
Be an early applicant

Principal FPGA/Sr. Principal FPGA Design Engineer

Northrop Grumman Corp. (AU)

Illinois

On-site

USD 115,000 - 174,000

4 days ago
Be an early applicant

FPGA Design Engineer

Draper Labs

Cambridge

On-site

USD 100,000 - 140,000

26 days ago

Principal hardware design engineer

Draper

Cambridge

On-site

USD 120,000 - 160,000

Yesterday
Be an early applicant