Founding Principal Hardware Engineer

PAX Markets, Inc.

Redwood City (CA)

On-site

USD 130,000 - 170,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

PAX Markets, Inc. is seeking a founding principal hardware engineer to lead the design and in-production implementation of a co-located trading facility on a silicon device. The role involves pioneering development using AWS F2 FPGA instances transitioning to ASIC technology.

The ideal candidate will have strong experience in high-frequency trading (HFT) and should possess skills in SystemVerilog, FPGA or ASIC design, and programming in Rust/C++. If you're passionate about trading and markets, we encourage you to apply.

Qualifications

  • Experience in high-frequency trading (HFT) or at an exchange.

Responsibilities

  • Lead the design and implementation of a trading facility on a silicon device.
  • Develop PAX core technology and set future design directions.

Skills

SystemVerilog
FPGA or ASIC design experience
Rust and/or C++
HFT
Protobuf
Curiosity and ability to learn
Passion for trading and markets

Job description

What You’ll Do

As the founding principal hardware engineer, you will lead the design and in‑production implementation of an exchange and co‑located trading facility on a single silicon device. You will also lead the development of PAX core technology and set future design directions.

PAX Ultra‑Low‑Latency In‑Silicon Matching Engine

PAX is building the world's first exchange and co‑located trading facility on a chip. Production will run on AWS F2 FPGA instances and will later transition to an ASIC that combines network aggregation with exchange functionality.

Exchange Integrated High‑Frequency Trading Logic

The PAX λ API gives traders on‑chip, exchange‑integrated HFT decision logic. Using the λ API, traders can make markets or take arbitrage opportunities, responding to market events instantly as they are registered in the matching engine.

Deep Dives On PAX Market Structure & Technology
  • On‑exchange trading incentives with inherent price competition.
  • PAX rebates & fees.
  • PAX λ API.
Relevant Background

Candidates with experience in high‑frequency trading (HFT) or at an exchange are encouraged to apply.

Skills
  • SystemVerilog
  • FPGA or ASIC design experience
  • Rust and/or C++
  • HFT
  • Protobuf
  • Curiosity and ability to learn
  • Passion for trading and markets
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Founding Software Engineer
Founding Software Engineer

PAX Markets, Inc. • Redwood City (CA)

On-site
USD 120,000 - 160,000
Founding Hardware Engineer - Low-Latency Trading Systems
Founding Hardware Engineer - Low-Latency Trading Systems

PAX Markets, Inc. • Redwood City (CA)

On-site
USD 120,000 - 160,000
Lead Hardware Architect — HFT, ASIC/FPGA
Lead Hardware Architect — HFT, ASIC/FPGA

PAX Markets, Inc. • Redwood City (CA)

On-site
USD 130,000 - 170,000
Founding Software Engineer: Ultra-Low Latency Trading
Founding Software Engineer: Ultra-Low Latency Trading

PAX Markets, Inc. • Redwood City (CA)

On-site
USD 120,000 - 160,000
Experienced Hardware Design Engineer
Experienced Hardware Design Engineer

Hudson River Trading • Boulder (CO)

On-site
USD 200,000 - 300,000
Discretionary performance-based bonuses
Medical, dental, and vision insurance
Retirement savings plans
+1
Hardware Engineer
Hardware Engineer

Cloud Peritus • New York (NY)

On-site
USD 120,000 - 160,000
Senior FPGA Engineer
Senior FPGA Engineer

Radley James • New York (NY)

On-site
USD 120,000 - 160,000
FPGA Design Engineer II
FPGA Design Engineer II

HPR • Needham (MA)

On-site
USD 129,000 - 166,000
FPGA Engineer
FPGA Engineer

Autonomai Recruitment • Austin (TX)

On-site
USD 140,000 - 190,000
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading
Director of eSoftware Engineering - FPGA / Equities Low Latency Trading

JPMorgan Chase & Co. • Jersey City (NJ)

On-site
USD 230,000 - 350,000