Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.
Keysight Technologies is seeking an experienced Physical Design R&D engineer for ASIC development from RTL to GDS and tapeout. You will handle digital and mixed-signal blocks, coordinate with cross-functional teams, and ensure design quality and timing targets are met.
Responsibilities include floor planning, DFT considerations, sign-off, and collaboration with foundries to deliver reliable GDS. A strong background in electronic design and leadership is essential.
Keysight is at the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~16,800 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more about what we do.
Our award-winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions.We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.
A major success factor for the company continues to be the development and deployment of breakthrough Digital/DSP and mixed signal ASICs that drive the performance and value of new products. We have an exciting opportunity for an experienced Physical Design R&D engineer responsible for the physical design and tape release of digital and mixed signal ASICs.
We are located in Colorado Springs, Colorado at the base of Pikes Peak. You’ll collaborate in a team environment to develop digital / DSP and mixed signal ASICs that meets customer functionality, schedule, and quality requirements. This job will be part of Keysight Laboratories, a world-renowned technology organization which enables Keysight to be first to market with breakthrough products and solutions.
ExperiencedDigital Physical Design ASIC R&D engineer responsible forboth module level as well as SoC Level implementationfrom RTL to GDSof digital and mixed signal ASICs.Solves complex and high impact design and development problems including customer application issues of varying scope and complexity. Uses product and customer applications knowledge to determine, define, develop, and validate design concepts and methods.
Bachelors or master’s degree in electrical or computer engineering. Typically, 15 years relevant experience. Requires extensive experience and knowledge and ability to work independently.
This position requires access to certain goods, software, technology, or technical data subject to U.S. export control laws and regulations. Under these laws and regulations, U.S. persons (which includes U.S. citizens, U.S. nationals,lawful permanent residents, refugees, and asylees) working for Keysight can access export-controlled items without authorization from the U.S. government. For any individual who is not a U.S. person, Keysight may need authorization from the U.S. Departmentof State, U.S. Department of Commerce, or other appropriate federal agency before the individual can access export-controlled items.Employment in this position for non-U.S. persons is contingent on Keysight’s ability to obtain any required government authorizations.
We are unable to support visa sponsorship for this position.
Careers Privacy Statement
Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.
Note: For other locations, pay ranges will vary by region
This role is eligible for Keysight Results Bonus Program
US Employees may be eligible for the following benefits:
#LI-MED1