DRAM Process Integration Engineer

Micron Technology

Boise (ID)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental, and vision plans
Paid family leave
Robust paid time-off program

Job summary

Micron Technology in Boise, Idaho, is seeking a DRAM Process Integration Engineer to drive technology integration for new DRAM architectures. You will lead the development and optimization of process flows, influencing future memory performance.

The ideal candidate will have a strong background in semiconductor technologies and project management. Benefits include comprehensive healthcare options, paid time-off, and a commitment to equal opportunity.

Qualifications

  • 5+ years of relevant semiconductor industry experience.
  • Detailed knowledge of mainstream memory technologies (DRAM, NAND).
  • Strong functional understanding of device physics and materials science.

Responsibilities

  • Lead technology integration activities to enable advanced memory devices.
  • Develop and integrate new device architectures through productization.
  • Drive continuous yield improvement by analyzing inline and defect data.

Skills

Knowledge of semiconductor process integration
Project management skills
Experiment design and data analysis
Collaboration with technical teams
Familiarity with AI applications

Education

MS or PhD in engineering or relevant technical field

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are part of Micron’s groundbreaking pathfinding organization, working in an industry‑leading R&D facility. Our team of extraordinary engineers develops the breakthrough technologies that enable future memory scaling. We focus on identifying novel, creative solutions to scaling, performance, and power challenges for sophisticated semiconductor devices.

As a DRAM Process Integration Engineer, you will drive technology integration activities to enable brand new DRAM architectures. You will own process flows from initial paper conception through productization in silicon, collaborating across multi‑functional R&D groups. Your work will directly impact future memory performance, reliability, and device architecture scaling.

Responsibilities
  • Lead technology integration activities to enable groundbreaking advanced memory devices, focusing on charge storage devices and thin-film transistors (TFTs).
  • Develop and integrate new device architectures from paper conception through productization in silicon.
  • Optimize process flows and implement creative solutions to meet product requirements.
  • Evaluate operating and failure mechanisms, sources of noise, and variability to optimize device performance.
  • Build and complete cleanroom fab experiments by engaging with process development, product engineering, inventing, and yield improvement teams.
  • Drive continuous yield improvement by analyzing inline data, defect data, parametric data, and probe data.
  • Summarize complex technical problems and clearly communicate solutions to both technical and non‑technical audiences.
Minimum Qualifications
  • MS or PhD in an engineering or relevant technical field plus 5+ years of relevant semiconductor industry experience.
  • Detailed knowledge of mainstream memory technologies (DRAM, NAND) acquired through proven technical contributions.
  • Strong functional understanding of semiconductor process integration, process development, device physics, and materials science.
  • Meticulous approach to experiment design and data analysis, including theoretical and statistical applications.
  • Proven project management skills with experience leading cross‑functional technical teams.
Preferred Qualifications
  • Familiarity with the circuit and architecture challenges and opportunities facing alternative and 3D memory technologies.
  • Experience collaborating closely with simulation, modeling, characterization, and reliability groups.
  • Demonstrated ability to pioneer novel device components from concept to manufacturing line implementation.
  • Proficiency leveraging AI to improve productivity.

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal‑opportunity workplace and is an affirmative‑action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected‑veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Process Integration Engineer
DRAM Process Integration Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 120,000
Medical, dental and vision plans
Paid time-off program
Paid family leave
Sr. Process Integration Engineer - DRAM
Sr. Process Integration Engineer - DRAM

Micron Technology • Boise (ID)

On-site
USD 80,000 - 100,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Intern - DRAM PI
Intern - DRAM PI

Micron Technology, Inc • Boise (ID)

On-site
USD 110,000 - 170,000
Intern - DRAM PI
Intern - DRAM PI

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 85,000 - 105,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Sr Process Integration Engineer, DRAM
Sr Process Integration Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 80,000 - 120,000
Medical and dental insurance
Paid time off
Paid holidays
DRAM Process Integration Engineer
DRAM Process Integration Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 100,000 - 130,000
Choice of medical, dental, and vision plans
Income protection programs
Robust paid time-off program
Sr Process Integration Engineer, DRAM
Sr Process Integration Engineer, DRAM

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 120,000
Choice of medical, dental, and vision plans
Robust paid time-off program
Paid family leave
DRAM Process Integration Engineer
DRAM Process Integration Engineer

Micron Technology, Inc • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Income protection programs
Paid family leave
+2
Sr Engineer, Adv DRAM PI
Sr Engineer, Adv DRAM PI

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
Medical, dental, and vision plans
Paid time off
Paid family leave
Advanced DRAM Process Integration Engineer
Advanced DRAM Process Integration Engineer

Micron Technology, Inc • Boise (ID)

On-site
USD 100,000 - 130,000
Choice of medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1