DMTS Design Engineer, DRAM Memory Systems (Boise)

Micron Memory Malaysia Sdn Bhd

Boise (ID)

On-site

USD 208,000 - 416,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical benefits
Paid time off

Job summary

Micron Technology in Boise, Idaho is seeking a Distinguished Member of Technical Staff Design Engineer to advance memory technology across DDR4/5 and LPDDR families. You will analyze architectures, identify gaps, and guide design direction with engineers across firmware, hardware, and product teams.

The role offers exposure to cutting-edge memory tech and leadership in a Technical Leadership Program, with opportunities to influence strategy and architecture while mentoring others.

Qualifications

  • Bachelor’s or Master’s degree or equivalent experience in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Strong understanding of DDR memory architecture including timing, signaling, and system behavior.
  • Experience analyzing memory systems at device and system levels.
  • Knowledge of high-speed I/O, electrical margins, and memory power and thermal characteristics.
  • Proven ability to evaluate tradeoffs and communicate data-driven recommendations.

Responsibilities

  • Analyze DDR4, DDR5, LPDDR, and emerging memory technologies across electrical, thermal, power, and performance dimensions.
  • Identify performance gaps and evaluate tradeoffs in cost, latency, bandwidth, and efficiency.
  • Partner with architecture and product teams to translate analysis into actionable design guidance.
  • Drive multi-functional alignment with firmware, validation, hardware, and business partners.
  • Deliver clear technical assessments and recommendations to guide future memory strategy.
  • Using Artificial Intelligence tools to build models to find design gaps and summarize all collected data for distribution and analysis.

Skills

DDR memory architecture understanding
High-speed I/O knowledge
Data-driven decision making

Education

Bachelor's or Master's in Electrical Engineering, Computer Engineering or Computer Science

Tools

Memory modeling tools
Workload analysis tools

Job description

Micron Technology in Boise, Idaho is seeking a Distinguished Member of Technical Staff Design Engineer to advance memory technology across DDR4/5 and LPDDR families. You will analyze architectures, identify gaps, and guide design direction with engineers across firmware, hardware, and product teams.

The role offers exposure to cutting-edge memory tech and leadership in a Technical Leadership Program, with opportunities to influence strategy and architecture while mentoring others.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DMTS Design Engineer – Memory Architecture Leader
DMTS Design Engineer – Memory Architecture Leader

Micron Technology, Inc • Boise (ID)

On-site
USD 208,000 - 416,000
DMTS Design Engineer — DRAM Memory Architecture & Strategy
DMTS Design Engineer — DRAM Memory Architecture & Strategy

Micron Technology • Boise (ID)

On-site
USD 208,000 - 416,000
Comprehensive medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DMTS Design Engineer: Memory Systems Innovator
DMTS Design Engineer: Memory Systems Innovator

Micron Technology • Boise (ID)

On-site
USD 208,000 - 416,000
Staff DRAM Design Engineer — Memory Circuit Architect
Staff DRAM Design Engineer — Memory Circuit Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 210,000
Medical, dental and vision plans
Paid time-off
Paid holidays
DRAM Design Engineer — DDR5 & Memory Systems
DRAM Design Engineer — DDR5 & Memory Systems

Micron Technology, Inc • Boise (ID)

On-site
USD 208,000 - 416,000
Medical, dental, and vision plans
Disability insurance
Paid family leave
+2
Senior DRAM Design Engineer - Innovative Memory Architect
Senior DRAM Design Engineer - Innovative Memory Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 190,000
Relocation support may be available
Medical, dental and vision plans
Paid time off and holidays
DMTS Design Engineer — DRAM Memory Architecture & Strategy
DMTS Design Engineer — DRAM Memory Architecture & Strategy

Micron Technology • San Jose (CA)

On-site
USD 208,000 - 416,000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
Principal DRAM Design Engineer — Lead & Innovate (Boise)
Principal DRAM Design Engineer — Lead & Innovate (Boise)

Micron Technology, Inc • Boise (ID)

Hybrid
USD 180,000 - 240,000
Relocation assistance
Senior DFT Design Engineer, Memory Systems
Senior DFT Design Engineer, Memory Systems

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 190,000
Staff Design Engineer, DRAM & Emerging Memory
Staff Design Engineer, DRAM & Emerging Memory

Micron Technology, Inc • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1