Digital Layout Design Engineer

Lensa; Santa Clara (CA); On-site; USD 136,000 - 249,000; Full time

Job summary

A leading company in technology is seeking a Digital Layout Design Engineer in Santa Clara, CA, to innovate solutions and work in a dynamic silicon design group at Apple. The role involves delivering precise complex layouts and collaborating with multifaceted teams, offering excellent benefits and career growth opportunities.

Benefits

Comprehensive medical and dental coverage

Retirement benefits

Employee stock purchase plan

Tuition reimbursement for education

Qualifications

• Minimum 3 years relevant industry experience or equivalent.
• Experience in custom layout design of deep SubMicron CMOS circuits preferred.
• Knowledge of layout automation and memory compiler development is a plus.

Responsibilities

• Design complex custom layout for digital circuits.
• Review floorplans and complex circuits with design teams.
• Run layout design verification tools.

Skills

Custom layout design

Layout floorplanning

Communication skills

Understanding of RC delay

Scripting skills

Education

BS in relevant field

Tools

MENTOR GRAPHICS

CADENCE

Job description

1 day ago Be among the first 25 applicants

Lensa is the leading career site for job seekers at every stage of their career. Our client, Apple, is seeking professionals in Santa Clara, CA. Apply via Lensa today!

Digital Layout Design Engineer

Santa Clara, California, United States

Hardware

Summary

Posted: Mar 25, 2025

Role Number: 200571188

Do you have a passion for crafting entirely new solutions?

As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and determine how to turn them into reality! You and your team will apply engineering fundamentals and start from scratch if needed, bringing forward-thinking ideas to the real world. Join us, and you’ll help design the tools that allow us to bring customers experiences they’ve never before envisioned.

You will be part of an exciting silicon design group that is responsible for designing pioneering ASICs. We have an extraordinary opportunity for Digital Layout Designers!

In this highly visible role, you will be a member of Apple’s custom layout team, working on the latest technology nodes to create extraordinary custom digital macros, libraries, etc. This is a fast paced work environment with endless learning opportunities working in the design team with members of integration, CAD, circuit and technology engineering.

Description

Imagine yourself at the center of our SOC design effort, collaborating with all fields, playing a strategic role of getting functional products to millions of customers quickly.

Responsibilities

You will have the opportunity to integrate and come-up with new ideas, as well as work with a team of hardworking engineers. As a member of the layout team of the microprocessor group, you will be responsible to deliver PDV clean layout, including the following:

• Designing complex custom layout for digital circuits in deep SubMicron CMOS technologies.
• Reviewing and analyzing floorplans and complex circuits with circuit designers.
• Running a complete set of layout design verification tools available on megacells completed.
• Working with the circuit design team to plan, schedule work and negotiate layout tradeoffs as needed.
• Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts.
• Exceed engineering specifications and expectations.
• Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits.
  
  

Minimum Qualifications

• BS and a minimum of 3 years relevant industry experience or equivalent years of experience.
  
  

Preferred Qualifications

• We are looking for applicants experience in custom layout design of deep SubMicron CMOS circuits.
• High level proficiency in layout floorplanning, standard cell planning and hierarchical layout assembly.
• Good understanding of issues with RC delay, electromigration, self heating and cross capacitance.
• Recognize failure prone layout structures, dedicatedly work with designers for the best approach to problems.
• Excellent communication skills and able to work with multi-functional teams.
• Great skills on interpretation of CALIBRE DRC, ERC, LVS, etc. reports.
• Knowledge of MENTOR GRAPHICS or CADENCE layout tools
• Scripting skills in CSH, PERL or SKILL are considered a plus, but not required.
• Experience in layout automation is considered a plus, but not required.
• Experience in memory compiler development is considered a plus, but not required.
• Experience designing low noise, low power datapaths or Memory layout structures, etc.
  
  

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $136,300 and $248,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.Learn more about Apple Benefits. (https://www.apple.com/careers/us/benefits.html)

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .

Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation.

Apple participates in the E-Verify program in certain locations as required by law.Learn more about the E-Verify program (https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf) .

Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Reasonable Accommodation and Drug Free Workplace policy Learn more .

Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more .

Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.

It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  IT Services and IT Consulting

Referrals increase your chances of interviewing at Lensa by 2x

Get notified about new Layout Design Engineer jobs in Santa Clara, CA.

Palo Alto, CA $80,000.00-$150,000.00 1 month ago

Sunnyvale, CA $139,000.00-$200,000.00 4 days ago

Fremont, CA $204,000.00-$281,000.00 1 week ago

Palo Alto, CA $75,000.00-$90,000.00 22 hours ago

Foster City, CA $180,000.00-$265,000.00 2 months ago

Fremont, CA $106,897.00-$144,353.00 6 days ago

Fremont, CA $106,897.00-$144,353.00 4 days ago

Menlo Park, CA $170,000.00-$240,000.00 2 weeks ago

Hayward, CA $75,000.00-$100,000.00 3 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.