Digital Design Engineer (Low Power & Mixed-Signal)

MediaTek; Austin (TX); On-site; USD 114,000 - 166,000; Full time

Job summary

A leading semiconductor company is seeking a Senior Digital Design Engineer specializing in RTL development for mixed-signal design. The role involves collaboration with architecture and analog design teams, focusing on delivering high-performance computing products while ensuring design quality through rigorous verification processes. Candidates should have strong expertise in SystemVerilog and at least 4 years of relevant experience.

Qualifications

• 4+ years of working experience in RTL design or mixed-signal system development.
• Proficiency in SystemVerilog coding is required.
• Familiarity with industry-standard EDA tools for RTL design simulation.

Responsibilities

• Develop digital designs using SystemVerilog RTL based on specifications.
• Conduct front-end design quality signoff checks.
• Collaborate with design verification team on functionality verification.

Skills

RTL Coding Skill

Communication and Teamwork

Digital Design Knowledge

EDA Tool Proficiency

Scripting Languages

Education

Bachelor's or Master's degree in Computer Engineering

Electrical Engineering

Tools

SystemVerilog

Job description

Digital Design Engineer (Low Power & Mixed-Signal)

Digital Design Engineer (Low Power & Mixed-Signal)

Job Description

MediaTek CPU team is seeking motivated professionals interested in RTL development for mixed-signal design to join our team as a Senior Digital Design Engineer.

Job Description

MediaTek CPU team is seeking motivated professionals interested in RTL development for mixed-signal design to join our team as a Senior Digital Design Engineer.

In this role, you will collaborate closely with both the architecture modeling team and the analog design team to:

• Develop digital designs using SystemVerilog RTL based on system architecture specifications.
• Collaborate with the design verification team to compile functionality verification plans.
• Provide design integration guidelines and work with upper-level integrators to resolve related integration issues.
• Conduct front-end design quality signoff checks
• Develop design verification testing specifications for the post-Si software team.
  
  

You will gain the opportunity to develop state-of-the-art power and performance management used in High-Performance Compute (HPC) products, including the design of clock delivery networks (CDN) and power delivery networks (PDN) for modern CPU/GPU/NPU.

Job Responsibilities

• Understand Mixed-Signal IP Functionality: Comprehend the mixed-signal functionality and requirements through design specifications provided by the architecture owner.
• Interface Protocol Identification: Work with upper-level design integrators to identify sub-module interface protocols.
• Digital Design Development: Create quality digital designs using SystemVerilog RTL that meet the computational functions or control sequences specified in the design specifications and perform module-level verification using the provided SW-based verification environment.
• RTL Sign-Off Checks: Conduct RTL sign-off checks, including LINT, CDC, CLP, and SDC verification.
• Physical Design Collaboration: Supply necessary collateral for physical design, including SDC/UPF, and collaborate with the physical design team to perform performance-critical path analysis of the assigned design block.
• Design Functionality Validation: Work with the design verification team to ensure the design's functionality.
  
  

Work Location: Austin, TX, or San Diego, CA

Requirement

• Educational Background: Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or a related field, or equivalent experience.
• Industrial Experience: 4+ years of working experience in RTL design or mixed-signal system development.
• Digital Design Knowledge: Working knowledge of digital circuit design including but not limited to FSM, register file, memory system, bus handshake protocol, and algorithmic logic unit.
• RTL Coding Skill: Proficiency in SystemVerilog coding is required, along with working knowledge of design synthesis, power, performance, and area trade-offs.
• Communication and Teamwork: Strong communication, presentation, and teamwork skills.
• EDA Tool Proficiency: Familiarity with industry-standard EDA tools for RTL design simulation and quality check flows.
• Scripting Languages: Knowledge of scripting languages such as Tcl, Perl, and Python is a plus
  
  

Seniority level

• Seniority level

  Not Applicable

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Computer Hardware Manufacturing, Semiconductor Manufacturing, and Wireless Services

Referrals increase your chances of interviewing at MediaTek by 2x

Sign in to set job alerts for “Digital Design Engineer” roles.

Austin, TX $114,000.00-$166,000.00 2 weeks ago

Product Design Engineer, In House Cell Engineering

Austin, TX $142,000.00-$203,000.00 2 weeks ago

Austin, TX $142,000.00-$203,000.00 2 weeks ago

Austin, TX $90,000.00-$125,000.00 6 days ago

Design Engineer - Hydrology & Hydraulics

Design Engineer - Hydrology & Hydraulics

Austin, TX $89,400.00-$185,000.00 2 days ago

Austin, TX $81,200.00-$181,600.00 3 days ago

Austin, TX $89,400.00-$185,000.00 2 weeks ago

Network Implementation Engineer, Core Design

Austin, TX $122,000.00-$174,000.00 1 week ago

Experienced Design Engineer- Land Development - Austin

Mechanical Design Engineer, Data Center Design Engineering

Austin, TX $120,000.00-$165,000.00 3 weeks ago

Innovation Engineer, WW AMZL Innovation and Design Engineering

Austin, TX $105,600.00-$185,000.00 4 days ago

Internship, Backend Engineer, Design Technology (Fall 2025)

Simulation Engineer, Innovation and Design Engineering

Austin, TX $101,300.00-$210,400.00 6 months ago

Austin, TX $139,360.00-$209,040.00 2 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.