Digital Design Architect HPC IP - 18388

Synopsys, Inc.

Austin (TX)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health benefits
Professional development
Retirement plan

Job summary

Synopsys, Inc. is seeking an experienced ASIC Digital Architect in Austin, TX to define and drive RTL design and verification at chip and block levels. You will lead design plans for high-speed interfaces such as DDR, PCIe, UCIe, and Ethernet, while mentoring engineers and promoting best practices.

The role emphasizes collaboration across teams, advanced methodologies, and ongoing improvements to ensure first-rate digital core performance and reliability in cutting-edge semiconductor solutions.

Qualifications

  • Requires BSEE or MSEE with extensive ASIC RTL design experience.
  • Deep knowledge of DDR, PCIe, UCIe, Ethernet IO protocols.
  • Proficiency with advanced digital design methodologies.

Responsibilities

  • Define and develop ASIC RTL design and verification at both chip and block levels.
  • Create and execute design plans for complex digital designs, focusing on high-speed IO protocols including DDR, PCIe, CXL, UCIe, and Ethernet technologies.
  • Collaborate with cross-functional teams to ensure seamless integration and functionality of designs.
  • Utilize advanced design and verification methodologies and tools to achieve high-quality results.
  • Mentor engineers and promote best practices, technical excellence, and continuous improvement.
  • Communicate with internal and external stakeholders to align goals and deliverables.

Skills

ASIC RTL design
Leadership & mentoring
Strong communication
Problem solving

Education

BSEE or MSEE

Tools

DDR
PCIe
UCIe
Ethernet

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement new HPC Interface IP solutions used by leading semiconductor companies worldwide.

What You’ll Be Doing:
  • Defining and developing ASIC RTL design and verification at both chip and block levels.
  • Creating and executing design plans for complex digital designs, focusing on high-speed IO protocols including DDR, PCIe, CXL, UCIe, and Ethernet technologies.
  • Collaborating with cross-functional teams to ensure seamless integration and functionality of designs.
  • Utilizing advanced design and verification methodologies and tools to achieve high-quality results.
  • Mentoring engineers and promoting best practices, technical excellence, and continuous improvement.
  • Communicating with internal and external stakeholders to align goals and deliverables.
The Impact You Will Have:
  • Enhancing the reliability and performance of Synopsys’ digital design processes.
  • Advancing DDR, PCIe, UCIe, and Ethernet technologies to enable cutting-edge semiconductor solutions.
  • Improving time-to-market for high-performance silicon chips through efficient methodologies.
  • Building and nurturing a highly skilled development team, elevating overall project quality.
  • Influencing strategic decisions that shape the future of Synopsys’ capabilities.
  • Ensuring that Synopsys remains a leader in the semiconductor industry through continuous technological advancements.
What You’ll Need:
  • BSEE/MSEE with extensive experience in ASIC RTL design.
  • In-depth knowledge of DDR, PCIe, UCIe, and Ethernet technologies and similar IO protocols and their applications.
  • Proficiency in advanced digital design tools and methodologies.
  • Strong problem-solving skills and the ability to work independently.
  • Excellent communication skills for effective collaboration with diverse teams.
Who You Are:
  • A visionary leader with a strategic mindset.
  • A mentor who fosters talent and encourages innovation.
  • A proactive problem solver who thrives in complex environments.
  • An effective communicator with the ability to convey technical concepts to a broad audience.
  • A team player who values collaboration and diversity.
The Team You’ll Be A Part Of:

You’ll join a high-impact Synopsys team advancing next-generation design technologies. In this role, you will help shape the architecture and execution of leading digital core protocols—including DDR, PCIe, UCIe and Ethernet technologies—driving innovation, integration, and performance across critical semiconductor solutions.

Rewards and Benefits:

Synopsys offers a comprehensive package of health, wellness, financial, and professional development benefits designed to support you throughout your career. #LI-SW1

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387

Synopsys Inc • Austin (TX)

On-site
USD 150,000 - 210,000
Health benefits
Professional development
ASIC Digital Design Engineer (HPC IP) - 18382
ASIC Digital Design Engineer (HPC IP) - 18382

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 190,000
Health benefits
Wellness program
Professional development
+1
Director ASIC Digital Design
Director ASIC Digital Design

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387

Synopsys, Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
Pre-Silicon Verification Engineer (HPC IP) - 15149
Pre-Silicon Verification Engineer (HPC IP) - 15149

Synopsys, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
ASIC Digital Design, Sr Staff Engineer - 18603
ASIC Digital Design, Sr Staff Engineer - 18603

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Interface IP, Applications Principal Engineer - 18153
Interface IP, Applications Principal Engineer - 18153

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior ASIC Digital Architect - DDR/PCIe/UCIe Leader
Senior ASIC Digital Architect - DDR/PCIe/UCIe Leader

Synopsys, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Health benefits
Professional development
Retirement plan
Interface IP Verification Engineer (Pre-Silicon) - 18381
Interface IP Verification Engineer (Pre-Silicon) - 18381

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 180,000
Application Engineer-Staff Engineer-18351
Application Engineer-Staff Engineer-18351

Synopsys, Inc. • Austin (TX)

On-site
USD 120,000 - 160,000