Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.
Synopsys, Inc. is seeking an experienced ASIC Digital Architect in Austin, TX to define and drive RTL design and verification at chip and block levels. You will lead design plans for high-speed interfaces such as DDR, PCIe, UCIe, and Ethernet, while mentoring engineers and promoting best practices.
The role emphasizes collaboration across teams, advanced methodologies, and ongoing improvements to ensure first-rate digital core performance and reliability in cutting-edge semiconductor solutions.
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
An experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement new HPC Interface IP solutions used by leading semiconductor companies worldwide.
You’ll join a high-impact Synopsys team advancing next-generation design technologies. In this role, you will help shape the architecture and execution of leading digital core protocols—including DDR, PCIe, UCIe and Ethernet technologies—driving innovation, integration, and performance across critical semiconductor solutions.
Synopsys offers a comprehensive package of health, wellness, financial, and professional development benefits designed to support you throughout your career. #LI-SW1