DFT Staff Engineer

Advanced Micro Devices

Santa Clara (CA)

On-site

USD 150,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD in Santa Clara, CA is seeking a senior DFT engineer to own ATPG responsibilities for next‑generation high‑performance cores. You will collaborate with architecture, IP design and physical teams to ensure first‑pass silicon success and optimized test strategies.

The role requires hands‑on Verilog, Tessent/ATPG experience, Linux scripting and strong communication skills. A Bachelor's (and preferred Master’s) in EE/CE and a track record in DFT are essential.

Qualifications

  • Bachelor's or higher degree in Electrical/Computer Engineering.
  • Experience with DFT tools, ATPG and scan compression.
  • Proficient in Verilog and test pattern debugging.
  • Hands-on experience with Tessent Scan/ATPG and Linux scripting.
  • Strong communication and cross‑functional collaboration skills.
  • Ability to drive test strategy and debug issues on complex designs.

Responsibilities

  • Own ATPG responsibilities for next‑gen AMD cores.
  • Collaborate with architecture, IP design and PD teams to ensure first‑pass silicon.
  • Debug low coverage, DRC fixes and test pattern issues.
  • Support silicon bring‑up activities and post‑silicon debugging.
  • Present findings clearly to multidisciplinary teams.

Skills

ATPG
DFT tools
Verilog
Tessent
Scripting
Debugging
Presentation

Education

Bachelor's in EE/CE
Master's in EE/CE

Tools

Tessent Scan/ATPG

Job description

What you do at AMD changes everything

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

The role

As a member of the Cores DFT Team, the successful candidate will own the ATPG responsibilities for the next generation of AMD high-performance cores.

The person

You will need to factor many multi-dimensional issues such as power, area and timing. Our work is a key contributor to delivering a high-quality design and can improve AMD’s operating expenses in the millions. As a senior member of the DFT team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.

Key responsibilities
  • Experience with DFT tools, ATPG (Stuck‑At, At‑Speed, Path‑Delay) and scan compression
  • Experience in debugging low coverage and DRC fixes
  • Proficient in logic design using Verilog
  • Experience in debugging test pattern issues
  • Support of Silicon bringup activities
  • Experience with post-silicon debug
  • Comfortable in Linux environment and writing/using scripting languages such as Perl, Tcl, etc.
  • Experience with Tessent Scan/ATPG
  • Excellent presentation and inter‑communication skills
  • Bachelor's in Electrical Engineering/Computer Engineering
Preferred experience
  • Hands‑on expertise with commercial test generation tools for large complex designs
  • Strong fundamental knowledge of DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, scan compression, IEEE 1500 Standard, and MBIST, LBIST
  • Experience running test compression software
  • Strong sense of ownership
  • Self‑driven
Academic credentials
  • Master's degree in Electrical Engineering/Computer Engineering
Location

Santa Clara, CA

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Staff Engineer
DFT Staff Engineer

AMD • Santa Clara (CA)

On-site
USD 150,000 - 200,000
Benefits at AMD
DFT Staff Engineer
DFT Staff Engineer

Socket.dev • Santa Clara (CA)

Hybrid
USD 170,000 - 210,000
DFT Architect
DFT Architect

Advanced Micro Devices • San Jose (CA)

On-site
USD 180,000 - 240,000
AMD benefits at a glance
DFT Architect
DFT Architect

Advanced Micro Devices, Inc. • San Jose (CA)

On-site
USD 120,000 - 160,000
DFT- SCAN/ATPG
DFT- SCAN/ATPG

Advanced Micro Devices • United States

On-site
USD 120,000 - 180,000
Semicustom DFT Strategy Lead
Semicustom DFT Strategy Lead

Advanced Micro Devices • Austin (TX)

On-site
USD 180,000 - 240,000
DFT Engineer
DFT Engineer

Socket.dev • Austin (TX)

On-site
USD 120,000 - 160,000
AMD benefits at a glance
DFT Engineer
DFT Engineer

AMD • United States

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 170,000
Semicustom DFT Strategy Lead
Semicustom DFT Strategy Lead

AMD • Austin (TX)

On-site
USD 120,000 - 160,000