Enable job alerts via email!

Design Verification Engineers - 5 years+ exp.

Mirafra Technologies

San Jose (CA)

On-site

USD 90,000 - 140,000

Full time

3 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player in semiconductor manufacturing is on the lookout for skilled Design Verification Engineers. This role requires a minimum of 5 years of experience in SOC and subsystem verifications, ensuring the transition from specifications to silicon bring-up. Candidates will work closely with backend teams to achieve timing closure and will utilize advanced verification methodologies. The company offers a dynamic work environment with a focus on innovation and excellence, making it an exciting opportunity for professionals eager to make a significant impact in the semiconductor field.

Benefits

Medical insurance
Vision insurance

Qualifications

  • 5+ years of experience in SOC, subsystem, and IP/module level verifications.
  • Proficiency in verification methodologies like constrained random and GLS.

Responsibilities

  • Conduct SOC and subsystem verifications from specification to silicon bring-up.
  • Collaborate with backend teams for timing closure.

Skills

SOC verification
Subsystem verification
IP module level verification
Timing closure
Constrained random verification
GLS verification methodologies
Standard protocols knowledge
Power domains
Clock gating
LPF/UPF-based verification

Job description

Design Verification Engineers - 5+ years of experience

We are seeking experienced Design Verification Engineers to join our team. The ideal candidate will have:

  1. Experience in SOC / subsystem / IP / module level verifications from specification to silicon bring-up.
  2. Experience working closely with backend teams for timing closure.
  3. Proficiency with constrained random, GLS, and other verification methodologies.
  4. Good working knowledge of standard protocols/modules, power domains, clock gating, and LPF/UPF-based verifications.
Senior Level

Mid-Senior level

Employment Type

Full-time

Industry

Semiconductor Manufacturing

Benefits
  • Medical insurance
  • Vision insurance

Location: San Jose, CA

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.