Design Verification Engineer - Memory Controller IP

ARM

Austin (TX)

On-site

USD 250,000 - 338,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Arm is seeking a Design Verification Engineer to join the Memory Controller IP verification team. You will develop verification strategies and SystemVerilog/UVM environments to validate functionality, performance, and protocol behaviour across supported memory technologies.

Collaborate with RTL designers, architects, and verification colleagues to investigate issues, support verification closure for features, and deliver high-quality IP on schedule.

Qualifications

  • Practical experience verifying ASIC or SoC designs using SystemVerilog and UVM, including constrained-random testing, assertions, scoreboards, and functional coverage.
  • Ability to develop verification plans and translate architectural specifications into tests, coverage, and verification environments.
  • Understanding of memory controller architecture and memory protocol concepts, including LPDDR or DDR technologies.
  • Ability to debug RTL, testbench, and protocol issues using simulation tools, waveforms, and logs, and communicate findings clearly with cross-functional teams.

Responsibilities

  • Develop and maintain SystemVerilog/UVM verification environments for Memory Controller IP.
  • Create verification plans, test scenarios, assertions, functional coverage models, and scoreboards from architectural specifications.
  • Develop constrained-random and directed tests to verify memory controller functionality across supported LPDDR and DDR technologies.
  • Analyse regressions, coverage, simulation waveforms, and logs to identify RTL, testbench, and protocol issues.
  • Partner with RTL designers, architects, and verification teams to clarify behaviour, resolve issues, and support verification sign-off.
  • Improve verification efficiency through scripting, automation, and verification methodology improvements.
  • Take ownership of assigned features and deliver verification milestones to agreed schedules.

Skills

SystemVerilog/UVM verification
Test plan development
Memory controller architectures
RTL/testbench/protocol debugging

Tools

Synopsys VCS
Siemens Questa
DFI 4.x/5.x
AMBA AXI/ACE/CHI

Job description

Job Overview

Join the Memory Controller IP verification team as a Design Verification Engineer and help deliver reliable IP for next-generation memory technologies. You will develop verification strategies and SystemVerilog/UVM environments to validate functionality, performance, and protocol behaviour across supported memory technologies. Collaborating with RTL designers, architects, and verification colleagues, you will investigate complex issues, support verification closure for assigned features, and contribute to the delivery of high-quality IP.


Responsibilities


  • Develop and maintain SystemVerilog/UVM verification environments for Memory Controller IP.

  • Create verification plans, test scenarios, assertions, functional coverage models, and scoreboards from architectural specifications.

  • Develop constrained-random and directed tests to verify memory controller functionality across supported LPDDR and DDR technologies.

  • Analyse regressions, coverage, simulation waveforms, and logs to identify and resolve RTL, testbench, and protocol issues.

  • Partner with RTL designers, architects, and verification teams to clarify behaviour, resolve issues, and support verification sign-off.

  • Improve verification efficiency through scripting, automation, and verification methodology improvements.

  • Take ownership of assigned features and deliver verification milestones to agreed schedules.


Required Skills and Experience


  • Practical experience verifying ASIC or SoC designs using SystemVerilog and UVM, including constrained-random testing, assertions, scoreboards, and functional coverage.

  • Ability to develop verification plans and translate architectural specifications into tests, coverage, and verification environments.

  • Understanding of memory controller architecture and memory protocol concepts, including LPDDR or DDR technologies.

  • Ability to debug RTL, testbench, and protocol issues using simulation tools, waveforms, and logs, and communicate findings clearly with cross-functional teams.


Nice-to-Have Skills and Experience


  • Experience with LPDDR5, LPDDR6, DDR5, DDR6, or other memory technologies.

  • Knowledge of DFI interfaces, including DFI 4.x or 5.x.

  • Familiarity with AMBA protocols such as AXI, ACE, or CHI.

  • Experience with simulation and debug tools such as Synopsys VCS or Siemens Questa.

  • Experience improving verification workflows through scripting, automation, or methodology development.


In Return

This role offers the opportunity to work on Memory Controller IP that supports evolving memory technologies and complex SoC designs. You will collaborate with specialists across RTL design, architecture, and verification while building deeper expertise in verification strategy, protocol analysis, coverage closure, and debugging. Your work will have a direct impact on the quality and readiness of assigned IP features and on how the team improves its verification approach.


Additional Information

Please note that no relocation package is available for this role.


#LI-RT


Salary Range:

$249,900-$338,100 per year


We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.


Our 10x Mindset

At Arm, we believe progress happens when people are empowered to think bigger and push beyond what seems possible. Our 10x mindset is about curiosity, ambition and creating impact that will be used by millions. We learn fast, prioritise collaboration and turn bold ideas into real technology. We look for people who are inspired by this way of working and want to grow in an environment where bold ideas are welcomed. Discover how the 10x mindset shapes life at Arm: https://careers.arm.com/10x-mindset


Use of AI in Your Application

At Arm, we embrace the benefits AI can bring, including in recruitment. You may use AI to support your preparation, such as improving the clarity of written responses, practicing interview questions, or learning more about our industry. However, your application and interview responses must reflect your own thinking, experience, and abilities. We want to understand your authentic perspective, creativity, and approach to problem solving. As such, you may not use AI to complete assigned tasks as part of any assessments. If you plan to use AI-supported or assistive technologies as part of a reasonable adjustment, please contact accommodations@arm.com so we can support you.


Recruitment Adjustments and Accommodations

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.


Hybrid Working

Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.


Equal Opportunities

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Engineer
Senior Design Engineer

Arm Limited • San Diego (CA)

On-site
USD 162,000 - 219,000
RSUs
401k matching
PTO
+1
Principal Engineer - Verification IP (VIP team)
Principal Engineer - Verification IP (VIP team)

Arm Limited • United States

Hybrid
USD 170,000 - 230,000
Relocation package
Visa sponsorship
Senior Design Engineer
Senior Design Engineer

Arm • Austin (TX)

Hybrid
USD 162,000 - 219,000
Competitive base salary
Annual bonus
RSUs
+3
Memory Controller Performance Architect
Memory Controller Performance Architect

Arm Limited • Austin (TX)

On-site
USD 198,000 - 268,000
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)

ARM • Austin (TX)

On-site
USD 250,000 - 338,000
Principal IP Verification Engineer
Principal IP Verification Engineer

Arm Limited • Chandler (AZ)

On-site
USD 250,000 - 338,000
Senior Principal - HSIO Architect (PCIe, CXL, UA Link)
Senior Principal - HSIO Architect (PCIe, CXL, UA Link)

ARM • Austin (TX)

On-site
USD 309,000 - 418,000
Principal SoC Performance Architect – Next-Generation Server Platforms
Principal SoC Performance Architect – Next-Generation Server Platforms

Arm Limited • Austin (TX)

Hybrid
USD 250,000 - 338,000
SoC RTL Performance Analysis Engineer
SoC RTL Performance Analysis Engineer

Arm Limited • Austin (TX)

Hybrid
USD 161,000 - 268,000
Senior Security IP Design Engineer
Senior Security IP Design Engineer

Arm Limited • United States

Hybrid
USD 162,000 - 219,000
Hybrid working
Competitive salary