Enable job alerts via email!

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

BAE Systems

San Diego (CA)

On-site

USD 126,000 - 216,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a Senior FPGA Design Verification Engineer to develop advanced electronic systems for national defense. In this role, you will architect and implement verification environments using cutting-edge tools like SystemVerilog and VHDL. You'll lead teams, mentor junior engineers, and enhance your skills in a collaborative environment. The company values work-life balance with flexible schedules and offers competitive pay and benefits. If you're passionate about technology and eager to make a difference in the defense sector, this opportunity is perfect for you.

Benefits

Health, dental, and vision insurance
401(k) savings plan
Disability coverage
Life and accident insurance
Paid time off
Paid holidays
Employee assistance program
Legal plan
Company recognition program
Discounts on insurance

Qualifications

  • 6 to 10 years of experience in FPGA design verification.
  • Strong background in SystemVerilog/UVM and VHDL required.

Responsibilities

  • Plan and develop verification environments for FPGA systems.
  • Lead teams and mentor junior engineers in verification processes.

Skills

SystemVerilog/UVM
VHDL
FPGA/ASIC design
Test plans development
Communication skills
Perl/Python
C/Java
Digital Signal Processing
Mentoring skills

Education

Bachelor's Degree

Tools

Mentor Questa
Cadence
Git
Jira
BitBucket
Matlab/Simulink

Job description

Job Description

Picture yourself developing advanced electronic systems deployed to protect members of our armed services on some of the nation's most sophisticated aircraft. Pretty rewarding, right? And now imagine doing that job while working in a fast-paced environment using state-of-the-art tools and methodologies, all the while increasing your knowledge, growing your skills, and advancing your career.

BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, architect, and develop verification environments. Candidates will be given the opportunity to lead teams, mentor junior engineers, and contribute to the evolution of the company's verification processes and methodologies.

While in this job you will:

  1. Plan, architect, develop, and use configurable, self-checking testbenches implemented in SystemVerilog/UVM and/or VHDL;
  2. Develop constrained-random, metric-driven test plans and strategies to verify FPGAs performing signal processing and control functions in Electronic Warfare systems;
  3. Collect and analyze coverage metrics, then use that information to improve the effectiveness of testcases;
  4. Enhance your leadership skills while leading small to medium sized DV teams;
  5. Create reusable Verification IP to be shared across the organization;
  6. Drive changes to our process and methodologies;
  7. Enhance your DV skills as well as your knowledge of Electronic Warfare while working with subject matter experts;
  8. Mentor junior engineers across multiple U.S. locations.

BAE Systems offers competitive pay, benefits, and important work-life balance initiatives including every other Friday Off, Flextime, and Telecommuting. BAE also believes in a culture of recognition for the extraordinary contributions of our skilled employees.

Because of the need for consistent, in-person collaboration and/or the requirement to perform all work onsite due to the nature of this particular role, it will be performed full-time on site.

Please note that pursuant to a government contract, this specific position requires US citizenship status along with the ability to obtain a minimum of Secret Clearance.

Required Education, Experience, & Skills:

  1. Bachelor's Degree and 6 to 10 years work experience (or equivalent experience);
  2. Current Security Clearance (Secret), or eligible to obtain one;
  3. Experience planning, architecting, developing, and using constrained random, self-checking testbenches in SystemVerilog/UVM, OVM, and/or VHDL;
  4. Experience with FPGA/ASIC design and verification tools (Mentor Questa or Cadence);
  5. Proven track record of managing and executing to schedules, and driving tasks to closure. Candidates should also be comfortable multitasking because they may be asked to support multiple projects;
  6. Strong communication and documentation skills;
  7. Experience developing and implementing test plans;
  8. Ability to work effectively in a multi-site or borderless environment.

Preferred Education, Experience, & Skills:

  1. Perl/Python;
  2. C/Java;
  3. Git/Jira/BitBucket;
  4. Digital Signal Processing;
  5. Matlab/Simulink;
  6. Working knowledge of VHDL;
  7. FPGA Design Experience;
  8. Experience creating reusable Verification IP;
  9. Experience leading small to medium teams with accountability for cost, schedule, and quality;
  10. Experience driving process;
  11. Demonstrated mentoring skills.

Pay Information:

Full-Time Salary Range: $126610 - $215270.

Please note: This range is based on our market pay structures. However, individual salaries are determined by a variety of factors including, but not limited to: business considerations, local market conditions, and internal equity, as well as candidate qualifications, such as skills, education, and experience.

Employee Benefits:

At BAE Systems, we support our employees in all aspects of their life, including their health and financial well-being. Regular employees scheduled to work 20 hours per week are offered: health, dental, and vision insurance; health savings accounts; a 401(k) savings plan; disability coverage; and life and accident insurance. We also have an employee assistance program, a legal plan, and other perks including discounts on things like home, auto, and pet insurance. Our leave programs include paid time off, paid holidays, as well as other types of leave, including paid parental, military, bereavement, and any applicable federal and state sick leave. Employees may participate in the company recognition program to receive monetary or non-monetary recognition awards. Other incentives may be available based on position level and/or job specifics.

Design Verification Engineer - FPGA - (Sign-on Bonus)

110454BR

EEO Career Site Equal Opportunity Employer. Minorities, females, veterans, individuals with disabilities, sexual orientation, gender identity, gender expression.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

Vodafone

San Diego

On-site

USD 130,000 - 222,000

Today
Be an early applicant

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

Orange County Comptroller

San Diego

On-site

USD 130,000 - 222,000

Today
Be an early applicant

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

Quality Control Specialist - Pest Control

San Diego

On-site

USD 130,000 - 222,000

Today
Be an early applicant

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

Weingart Foundation

San Diego

On-site

USD 130,000 - 222,000

Today
Be an early applicant

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

The Timken Company

San Diego

On-site

USD 130,000 - 222,000

Today
Be an early applicant