Design Verification Engineer

Advanced Micro Devices, Inc.; Santa Clara (CA); Sur place; USD 140 000 - 190 000; Plein temps

Résumé du poste

AMD is seeking an experienced Verification Engineer to lead verification for server memory products, evaluating DDR5, LPDDR5, and DFI interfaces. The role requires strong SystemVerilog, UVM, C/C++, and scripting skills (Python/Perl) and collaboration across HW, FW, BIOS, and SW teams.

You will mentor peers, advance verification methodology, and support post-Si validation for performance and power issues in a Santa Clara, CA environment.

Qualifications

• Advanced knowledge of SystemVerilog/UVM and memory verification.
• Experience with DDR5/LPDDR5/DFI verification and server memory systems.
• Collaborative cross-functional work with HW/SW/ FW teams.

Responsabilités

• Work with verification engineers to develop/execute verification plans for memory systems.
• Ensure PHY interactions with HW/SW BIOS and FW are aligned to support features.
• Engage in cross-functional design discussions and debug readiness.
• Contribute to verification methodology and knowledge sharing.
• Support Post-Si for performance, power, and functional issues.

Connaissances

SystemVerilog

UVM

C/C++

Python

Perl

Formation

Bachelor’s degree or Master’s degree in related discipline

Outils

VIPs

BFMs

Description du poste

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

THE ROLE:

We are looking for an experienced Verification Engineerto join our team for cutting-edge server memory products. This individual will be responsible for driving the verification efforts of DDR interfaces, including advanced memory protocols such as DFI, DDR5, and LPDDR5/LPDDR6, across a range of DIMMs (Dual In-line Memory Modules). The ideal candidate will possess advanced knowledge of SystemVerilog, UVM, C/C++, and scripting languages like Python/Perl.

THE PERSON:

You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

KEY RESPONSIBILITIES:

• Work with a team verification engineers in the development and execution of verification plan for DDR5, LPDDR5, and DFI memory systems in server products.
• Comprehend the PHY's interaction in the complete system which includes HW (Silicon), FW, BIOS & SW and ensure that FW, BIOS & SW are aligned to enable all features of the memory interface.
• Understand RTL and micro-architecture sufficiently to engage in cross functional discussions with IP/Domain architects and Design engineers for planning and debug.
• Knowledge sharing and other contributions to verification methodology
• Support Post-Si teams for Product Performance, Power and functional issues debug/resolution

PREFERRED EXPERIENCE:

• Developed and implementedSystemVerilog andUVM (Universal Verification Methodology) based testbenches, simulation environments, and functional coverage models for DDR5 and LPDDR5 systems.
• Worked closely with hardware, firmware, and software teams to align on system-level memory architecture, identify potential integration issues, and define validation requirements early in the design phase.
• Built VIPs and BFMs for memory interfaces from scratch (preferrable)
• GLS, NLP, XPROP simulation experience is preferable
• Strong proficiency in system verilog assertions, constraints and coverage.
• Worked in formal verification methods, with proven record of tool usage beyond the standard apps.
• Excellent communication, management, and presentation skills.

ACADEMIC CREDENTIALS:

• Bachelor’s +8years or Master’s degree +6 years in related discipline preferred

LOCATION: Santa Clara, CA ( Open to Folsom, CA and Austin, TX)

This role is not eligible for visa sponsorship.

#LI-SL3

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.