Design Verification Engineer

Solidigm Inc.; Rancho Cordova, Northern (CA, KY); Hybrid; USD 121,000 - 194,000; Full time

Benefits offered by this job

RSU

RCU

Cash bonus

Job summary

Solidigm Inc. in Rancho Cordova, California is seeking a pre-silicon verification engineer for advanced 3D NAND designs. You will work on UVM-based verification, coverage, and mixed-signal modeling within a hybrid work setup.

The role requires experience with UVM, SystemVerilog Assertions, and formal verification, as well as strong data analysis and cross-functional collaboration.

Qualifications

• Master’s degree with 3+ years or Bachelor’s with 5+ years in Electrical/Computer Engineering or Computer Science.
• Experience in pre-silicon verification of memory products is required.
• Hands-on experience with UVM, SystemVerilog Assertions, and formal property verification.
• Hands-on experience with mixed-signal verification, modeling, and simulation.
• Strong data analysis, with clear written reports and presentations.

Responsibilities

• Create and maintain verification test plans based on design specifications.
• Develop UVM-based directed and constrained-random tests; debug simulation failures.
• Define functional coverage models and perform coverage analysis and closure.
• Create and maintain SystemVerilog Assertions for 3D NAND designs.
• Develop, maintain, and enhance the UVM-based verification environment.
• Develop scripts and tools to automate verification workflows, regression execution, results processing, and data collection.

Skills

Communication skills

Debugging

Independent problem-solving

Data analysis

Education

Master’s degree in Electrical Engineering / Computer Engineering / Computer Science

Bachelor’s degree + 5+ years of related experience

Tools

UVM

SystemVerilog Assertions

Formal property verification

Mixed-signal verification

Python

Perl

Shell scripting

Job description

• Compensation: USD 121280 - USD 194100 - yearly

Company Description

Join a multibillion-dollar global company that brings together amazing technology, people, and operational scale to become a powerhouse in the memory industry. Headquartered in Rancho Cordova, California, Solidigm combines elements of an established, successful technology company with the spirit, agility, and entrepreneurial mindset of a start-up. In addition to the U.S. headquarters and other facilities in the U.S., the company has international presence in Asia, Europe, and the Americas. Solidigm will continue to lead the world in innovating new Memory technologies with aspirations to be the #1 NAND memory company in the world. At Solidigm, we view problems as opportunities to define innovative solutions that hold the power to change the world and unleash the potential technological needs that the future holds. You can be part of the takeoff of an innovative business that develops cutting-edge products, delivers strong business value for customers, provides an engaging workplace for its employees, and serves a greater impact on the world. This is a golden opportunity for the right applicant to join us and help design, build, and lead Solidigm. We are seeking applicants who will grow and thrive in our culture; be customer inspired, trusting, innovative, team-oriented, inclusive, results driven, collaborative, passionate, and flexible.

At Solidigm, we are One Team that fosters a diverse, equitable, and inclusive culture that embraces individual uniqueness and empowers us to bring our best selves to deliver excellence in support of Solidigm's vision and mission to be the go-to partner for optimized data storage solutions.

We want a diverse team of dedicated professionals who will not just be Solidigm team members but contribute to how we shape the future of the organization.

Job Description

This role is responsible for pre-silicon verification of advanced 3D NAND designs, including UVM-based verification, functional coverage, assertions, mixed-signal modeling and simulation, debugging, and verification-flow automation.

Key responsibilities

• Create and maintain verification test plans based on design specifications.
• Develop UVM-based directed and constrained-random tests, debug simulation failures, and quickly identify design, testbench, or test issues.
• Define functional coverage models and perform coverage analysis and closure.
• Create and maintain SystemVerilog Assertions (SVA) for 3D NAND designs based on verification requirements.
• Develop, maintain, and enhance the UVM-based verification environment to support evolving design and verification requirements.
• Develop and maintain mixed-signal full-chip models and verification environments, including analog behavioral models, cell-level testbenches, and full-chip mixed-signal netlists and testbenches.
• Develop scripts and tools to automate verification workflows, regression execution, results processing, and data collection.

Qualifications

• Master's degree with 3+ years of relevant experience, or bachelor's degree with 5+ years, in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
• Prior experience in pre-silicon verification of memory products is required.
• Hands-on experience with UVM, SystemVerilog Assertions, and formal property verification.
• Hands-on experience with mixed-signal verification, modeling, and simulation, supported by strong knowledge of digital and analog circuit design.
• Strong data analysis capabilities, with the ability to communicate technical findings clearly through written reports and presentations.
• Strong independent debugging and problem-solving skills, with proficiency in programming or scripting for design and verification automation.
• Excellent written and verbal communication skills, with the ability to collaborate effectively across design, verification, modeling, and cross-functional teams.
• Preferred qualifications include memory-industry verification experience, full-chip and regression verification, code and functional coverage closure, Python, Perl, or shell scripting, AI-assisted workflows, and commercial simulation, formal, and mixed-signal tools.

Additional Information

This position is also eligible to participate in Solidigm's restricted stock unit (RSU), restricted cash unit (RCU), and cash bonus programs.

• medical, dental, vision, supplemental life and AD&D insurance
• short- and long-term disability
• healthcare and dependent care flexible spending accounts
• a company match on eligible 401(k) plan contributions

The compensation range for this role is $121,280- $194,100. Actual compensation is influenced by a variety of factors including but not limited to skills, experience, qualifications, and geographic location.

This is a Hybrid role reporting out of Rancho Cordova, California 3 days per week.