DDRSS Systems Engineer

QUALCOMM, Inc.

San Diego (CA)

Presencial

USD 122 000 - 183 000

Tempo integral

Há 4 dias
Torna-te num dos primeiros candidatos
Gerador de candidaturas

Destaca-te nesta função — gera um currículo e uma carta de apresentação personalizados em cerca de um minuto.

Ultrapassa os filtros ATS

Resumo da oferta

Qualcomm Technologies, Inc. in San Diego is seeking an ASIC Engineer to define, model, design, and optimize IP for high-performance, low-power products.

You will work on DDR subsystems across pre- and post-silicon platforms, collaborating with design, validation, architecture, and software teams to ensure power, performance, and reliability. The role emphasizes firmware development in C, firmware validation in DV environments, and post-silicon bring-up.

Qualificações

  • BS or MS in Electrical/Computer Engineering or related field with embedded focus.
  • 2+ years of embedded firmware or low-level software development.
  • Strong C programming skills.
  • Experience in embedded system debugging and hardware/software integration.
  • Familiarity with LPDDR memory interfaces and protocol fundamentals.

Responsabilidades

  • Develop and maintain low-level firmware and system APIs for DDR subsystem initialization, training, power management, and performance features.
  • Validate firmware functionality in simulation, emulation, FPGA and silicon environments.
  • Analyze and debug system issues spanning hardware, firmware, and software domains.
  • Collect and interpret stability, performance, power, and reliability data to guide design and product decisions.
  • Collaborate across design, DV, software, architecture, and product teams to enable and optimize DDR features.
  • Perform DDR subsystem bring-up and characterization on pre-silicon and post-silicon platforms.
  • Debug memory subsystem issues involving LPDDR interfaces, caches, interconnects, and memory controllers.
  • Contribute to the definition and validation of next-generation memory subsystem capabilities and optimizations.

Conhecimentos

Embedded firmware
C programming
Hardware/software debugging
Digital design
Lab equipment usage
LPDDR familiarity

Formação académica

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Ferramentas

Verilog/SystemVerilog
Python scripting
FPGA prototyping

Descrição da oferta de emprego

Company: Qualcomm Technologies, Inc.
Job Area: Engineering Group > ASICS Engineering
General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what’s possible to enable next‑generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross‑functional groups to determine product execution path.

Minimum Qualifications:
  • Bachelor’s degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master’s degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.

The DDRSS Systems Engineer is responsible for validating, tuning, and optimizing the DDR subsystem across pre‑silicon and post‑silicon platforms. This role requires close collaboration with design, validation, architecture, and software teams to ensure critical power, performance, reliability, and functionality features are successfully enabled in Qualcomm products.

The team is responsible for the development, integration, and validation of low‑level DDR subsystem firmware and APIs. Engineers leverage their understanding of system architecture, memory subsystem behavior, and hardware/software interactions to methodically collect and analyze stability, power, performance, and functional data that drive product decisions and optimization efforts.

This is a highly cross‑functional role requiring a strong foundation in embedded systems, digital design, and system‑level debugging. Responsibilities include firmware development in C, validation of firmware across DV environments, emulation platforms, FPGA prototypes, and silicon, as well as post‑silicon bring‑up and performance characterization activities.

Key Responsibilities
  • Develop and maintain low‑level firmware and system APIs for DDR subsystem initialization, training, power management, and performance features.
  • Validate firmware functionality in simulation, emulation, FPGA, and silicon environments.
  • Analyze and debug system issues spanning hardware, firmware, and software domains.
  • Collect and interpret stability, performance, power, and reliability data to guide design and product decisions.
  • Collaborate across design, DV, software, architecture, and product teams to enable and optimize DDR features.
  • Perform DDR subsystem bring‑up and characterization on pre‑silicon and post‑silicon platforms.
  • Debug memory subsystem issues involving LPDDR interfaces, caches, interconnects, and memory controllers.
  • Contribute to the definition and validation of next‑generation memory subsystem capabilities and optimizations.
Required Qualifications
  • BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with a focus on Embedded Systems, Computer Architecture, or VLSI.
  • 2+ years of experience in embedded firmware or low‑level software development.
  • Strong programming skills in C.
  • Experience with embedded system debugging and hardware/software integration.
  • Understanding of digital design fundamentals and computer architecture concepts.
  • Experience using lab equipment and silicon debugging tools to collect and analyze system data.
  • Familiarity with LPDDR memory interface concepts and protocol fundamentals.
Preferred Qualifications
  • Experience with LPDDR4/LPDDR5/LPDDR5X memory protocols, training algorithms, timing parameters, and power management features.
  • Experience with DDR subsystem validation, characterization, and post‑silicon bring‑up.
  • Experience debugging and collecting data from silicon platforms.
  • Experience developing or maintaining Verilog/SystemVerilog simulation testbenches and validation environments.
  • Familiarity with memory controllers, caches, coherent interconnects, and SoC architecture.
  • Experience in performance analysis, power optimization, or system tuning activities.
  • Familiarity with emulation platforms and FPGA prototyping environments.
  • Experience with Python, scripting, or automation used for validation and data analysis.
Pay range and Other Compensation & Benefits:

$121,800.00 - $182,600.00. The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Equal Opportunity & Disability Accommodation

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm’s toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Senior Engineer, DDR Customer Engineering Software
Senior Engineer, DDR Customer Engineering Software

Qualcomm • Santa Clara (CA)

Presencial
USD 124 000 - 186 000
DDR Validation Lead, Staff (AI Accelerator Platform)
DDR Validation Lead, Staff (AI Accelerator Platform)

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 146 000 - 218 000
Annual bonus program
RSU grants
Benefits package
Senior Engineer, DDR Customer Engineering Software
Senior Engineer, DDR Customer Engineering Software

QUALCOMM, Inc. • Santa Clara (CA)

Presencial
USD 124 000 - 186 000
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm • San Diego (CA)

Presencial
USD 140 000 - 230 000
Annual bonus program
RSU grants
Benefits package
Next Gen, High-Speed, Memory and Cache Controller Design Engineer
Next Gen, High-Speed, Memory and Cache Controller Design Engineer

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 101 000 - 152 000
Annual discretionary bonus
RSU grants
Benefits package
DDRSS Validation Engineer (RTL + Silicon Debug)
DDRSS Validation Engineer (RTL + Silicon Debug)

Qualcomm • San Diego (CA)

Presencial
USD 140 000 - 210 000
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Next-Gen System Cache ASIC Digital Design Engineer
Next-Gen System Cache ASIC Digital Design Engineer

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 122 000 - 183 000
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

Qualcomm • Santa Clara (CA)

Presencial
USD 153 000 - 230 000
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

QUALCOMM, Inc. • Santa Clara (CA)

Presencial
USD 153 000 - 230 000
ASIC/RTL Design Engineer for High-speed Interfaces
ASIC/RTL Design Engineer for High-speed Interfaces

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 140 000 - 210 000