Custom IC Layout Engineer

Snap

Vancouver (WA)

On-site

USD 173,000 - 259,000

Full time

6 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Parental leave
Medical coverage
Equity (RSUs)

Job summary

Snap Inc. is seeking a seasoned IC Layout Designer to join our AR display team. You will craft transistor-level layouts for advanced analog/mixed-signal circuits, collaborating closely with digital and analog engineers to meet area, performance, and power goals.

You will also develop scripts to automate design flows and support full-chip tape-out verification. The role requires strong Cadence Virtuoso and Calibre experience, 5+ years in layout, and knowledge of foundry rules for 22nm nodes.

Qualifications

  • BSEE or equivalent experience in layout.
  • 5+ years in custom layout.
  • Experience with 22nm and below CMOS foundry node rules preferred.

Responsibilities

  • Design Layout for AR display ICs.
  • Collaborate with digital and analog engineers and layout team.
  • Create reusable scripts to automate design flow and improve efficiency.
  • Perform parasitic extraction and iterate design improvements.
  • Prepare design documentation for internal design reviews.

Skills

Layout design
Scripting & automation
Tape-out verification
Signal integrity
Team collaboration

Education

BSEE or equivalent

Tools

Cadence Virtuoso
Mentor Calibre
ECAD tools
Python

Job description

Snap Inc is a technology company. We believe the camera presents the greatest opportunity to improve the way people live and communicate. Snap contributes to human progress by empowering people to express themselves, live in the moment, learn about the world, and have fun together. The Company operates Snapchat, a visual messaging app that enhances your relationships with friends, family, and the world, and Specs Inc., a wholly-owned subsidiary dedicated to making computing more human, in addition to Bitmoji, Saturn, and other digital services. Specs Inc. is a wholly-owned subsidiary of Snap Inc. dedicated to making computing more human. The company develops Specs, advanced eyewear that seamlessly integrates digital experiences into the physical world. Specs feature see-through lenses that place digital objects directly into three-dimensional space, powered by Snap OS, a proprietary, context-aware operating system designed for natural interaction with your hands and voice. Specs Inc. also provides Lens Studio, a full suite of advanced developer tools that powers immersive augmented reality experiences across Specs, Snapchat, and other services.

What you’ll do:
  • Work as part of a multi-disciplinary team designing display ICs for AR
  • Work closely with digital and analog logic, circuit and physical design engineers & other custom layout engineers
  • Perform cell and block layout of Analog and Mixed-Signal circuit functions, meeting design rules and performance
  • Craft reusable scripts and methodologies that help automate design flow, repeatability and efficiency
  • Implement circuit layout strategies for optimal area, performance and power goals.
  • Support IC floor planning and place & route of full chip digital designs with digital and analog IP
  • Provides schedule, and cost inputs to program management
  • Create and present design documentation for internal design reviews
  • Execute parasitic extraction of circuit layout and iterate design improvements
Knowledge, Skills & Abilities:
  • Strong working knowledge of custom (transistor-level) layout, including matching techniques
  • Strong working knowledge of Cadence Virtuoso (Layout and Schematic) tool suite
  • Strong working knowledge of Mentor/Siemens Calibre tool suite (DRC, LVS, Extraction)
  • Scripting and automation, such as TCL, SKILL, Perl, Python and Shell scripts in Linux environment
  • Experience and capability to execute project tape out verification including DRC, ERC and LVS
  • Extensive understanding of signal integrity, reliability, layout effects (EM, IR drop) and other considerations
  • Knowledge of tool flows and techniques for achieving foundry DFM requirements
  • Track record of prior detailed design and custom layout experience of various types of designs such as SRAM, level shifters, IO design (ESD, latch-up), PLLs, Bandgaps, ADCs, DACs and amplifiers.
Minimum Qualifications:
  • BSEE or relevant years of experience
  • 5+ years in directly applicable work performing custom layout
  • Optional – see preferred Qualifications
Preferred Qualifications:
  • Detailed understanding of 22nm and below CMOS foundry design node rules and requirements.
  • Experience with both Analog and Memory layouts
  • Excellent technical, documentation and verbal skills working with engineering and management teams
  • Knowledge of ASIC IC test and characterization
  • Understanding of digital design and place and route principles
Default Together Policy at Snap:

At Snap Inc. we believe that being together in person helps us build our culture faster, reinforce our values, and serve our community, customers and partners better through dynamic collaboration. To reflect this, we practice a "default together" approach and expect our team members to work in an office 4+ days per week. At Snap, we believe that having a team of diverse backgrounds and voices working together will enable us to create innovative products that improve the way people live and communicate.

Equal Opportunity Employer:

Snap Inc. is proud to be an equal opportunity employer, and committed to providing employment opportunities regardless of race, religious creed, color, national origin, ancestry, physical disability, mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, pregnancy, childbirth and breastfeeding, age, sexual orientation, military or veteran status, or any other protected classification, in accordance with applicable federal, state, and local laws.

EOE, including disability/vets. We are an Equal Opportunity Employer and will consider qualified applicants with criminal histories in a manner consistent with applicable law (by example, the requirements of the San Francisco Fair Chance Ordinance and the Los Angeles Fair Chance Initiative for Hiring, where applicable).

Our Benefits:

Snap Inc. is its own community, so we’ve got your back! We do our best to make sure you and your loved ones have everything you need to be happy and healthy, on your terms. Our benefits are built around your needs and include paid parental leave, comprehensive medical coverage, emotional and mental health support programs, and compensation packages that let you share in Snap's long-term success!

Compensation:

In the United States, work locations are assigned a pay zone which determines the salary range for the position. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location, and market conditions. The starting pay may be negotiable within the salary range for the position. These pay zones may be modified in the future.

  • Zone A (CA, WA, NYC): The base salary range for this position is $173,000-$259,000 annually.
  • Zone B: The base salary range for this position is $164,000-$246,000 annually.
  • Zone C: The base salary range for this position is $147,000-$220,000 annually.

This position is eligible for equity in the form of RSUs.

If you believe this job description is missing required pay transparency information, please submit a report through this form: Job Description Pay Range Disclosure.

SPECS:

See how Snap is bringing computing into the world around us with SPECS, our next-generation augmented reality glasses built for real life.

Snap News:

Explore the latest stories about our products, innovation, and the people shaping what's next at Snap.

Applicant and Candidate Privacy Policy
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital IC Design Manager
Digital IC Design Manager

Snap • Vancouver (WA)

On-site
USD 218,000 - 343,000
Equity RSUs
Office in office 4+ days a week
Digital IC Design Verification Engineer
Digital IC Design Verification Engineer

SNAP, Inc. • United States

On-site
USD 147,000 - 259,000
Equity in RSUs
Competitive benefits
Digital IC Design Verification Engineer
Digital IC Design Verification Engineer

Snapchat, Inc. • Washington

On-site
USD 164,000 - 259,000
RSU equity
Paid parental leave
Comprehensive medical coverage
PCB Design Engineer
PCB Design Engineer

Snap • Los Angeles (CA)

On-site
USD 190,000 - 284,000
Paid parental leave
Comprehensive medical coverage
Equity RSUs
Digital IC Design Manager
Digital IC Design Manager

SNAP, Inc. • Vancouver (WA)

On-site
USD 229,000 - 343,000
RSUs
Embedded Software/Firmware Engineer
Embedded Software/Firmware Engineer

Snap • Vancouver (WA)

On-site
USD 133,000 - 235,000
Paid parental leave
RSU equity
Product Design Engineer
Product Design Engineer

Snap • Palo Alto (CA)

On-site
USD 157,000 - 235,000
Paid parental leave
Comprehensive medical coverage
Emotional and mental health support
Embedded Software Engineer, Power, Level 5
Embedded Software Engineer, Power, Level 5

Snap • San Diego (CA)

On-site
USD 209,000 - 313,000
Paid parental leave
Medical coverage
Mental health support
+1
Digital IC Design Manager
Digital IC Design Manager

Snapchat, Inc. • Vancouver (WA)

On-site
USD 195,000 - 343,000
Equity RSUs
Design Engineer, Core Snapchat
Design Engineer, Core Snapchat

Snap • Los Angeles (CA)

On-site
USD 209,000 - 313,000
Equity RSUs
Paid parental leave
Medical coverage
+1