CPU Digital Design Engineer

Baidu USA

Sunnyvale (CA)

On-site

USD 100,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Baidu USA is seeking a skilled CPU Designer to contribute to the development of high-performance, low-power cellular modem controllers in Sunnyvale, California. The role involves CPU development, micro-architecture design, and utilizing the latest technologies for 5G applications.

The ideal candidate will hold a Master’s degree in Electrical Engineering, have over three years of relevant experience, and expertise in RISC architecture. This position offers opportunities to work with multi-national teams on cutting-edge technology.

Qualifications

  • At least 3 years of CPU related Architect/RTL/Verification/Implementation design experience.
  • Knowledge and practical experience with common RISC CPU architecture.
  • Ability to bring design concept to successful silicon.

Responsibilities

  • Perform CPU development and design integration for CPU subsystem.
  • Micro‑architecture and design of RISC based CPU.
  • Explore latest technologies in processor for 5G applications.

Skills

CPU development
RISC CPU architecture
Low power design

Education

Master Degree in Electrical Engineering, Computer Science or Computer Engineering

Job description

Job Description

Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi‑nation teams in leading‑edge process node and be involved in:

  • Perform CPU development and design integration for CPU subsystem.
  • Micro‑architecture and design of RISC based CPU.
  • Explore latest technologies in processor for 5G application.
Minimum Qualifications
  • Master Degree in Electrical Engineering, Computer Science or Computer Engineering.
  • At least 3 years of CPU related Architect/RTL/Verification/Implementation design experience.
  • Knowledge and practical experience with common RISC CPU architecture.
  • Ability to bring design concept to successful silicon.
Preferred Qualifications
  • PhD in Electrical Engineering, Computer Science or Computer Engineering is a PLUS.
  • 5+ years of CPU related Architect/RTL/Verification/Implementation design experience.
  • Familiarity with CPU architecture knowledge and micro‑architecture knowledge.
  • Familiarity with chip digital design flow, including RTL integration, simulation, STA, clock tree, or low power design.
  • Familiarity with Symmetric Multi‑threading (SMT), ARM/MIPS CPUs, or RISC‑V.
  • Familiarity with Symmetric Multi‑processing (SMP) and Snoop‑based multi‑processor architecture.
  • Cross‑site working experience is a PLUS.
  • Experience with Foundry, Post‑Silicon, FPGA, DVT, SLT debug is a PLUS.
Equal Employment Opportunity

As set forth in Baidu USA’s Equal Employment Opportunity policy, we do not discriminate on the basis of any protected group status under any applicable law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Design Engineer: High-Performance, Low-Power for 5G
CPU Design Engineer: High-Performance, Low-Power for 5G

Baidu USA • Sunnyvale (CA)

On-site
USD 100,000 - 130,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Austin (TX)

On-site
USD 240,000 - 333,000
CPU Physical Design Engineer, San Diego
CPU Physical Design Engineer, San Diego

Qualcomm • San Diego (CA)

On-site
USD 211,000 - 318,000
Annual discretionary bonus
RSU grants
Competitive benefits package
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Portland (OR)

On-site
USD 240,000 - 333,000
Equity
CPU Architecture Performance Engineer (Multiple Levels)
CPU Architecture Performance Engineer (Multiple Levels)

Qualcomm • Austin (TX)

On-site
USD 148,000 - 223,000
Competitive annual discretionary bonus
Opportunities for RSU grants
CPU Micro-Architect RTL Engineer
CPU Micro-Architect RTL Engineer

Qualcomm • Austin (TX)

On-site
USD 154,000 - 231,000
CPU Micro-Architecture and RTL Design Engineer (RISC-V)
CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Discretionary bonus program
RSU grants
Comprehensive benefits package
CPU Microarchitect/RTL Design Engineer
CPU Microarchitect/RTL Design Engineer

well-funded deeptech startup • Town of Texas (WI), California (MO)

On-site
USD 250,000 - 350,000
Competitive compensation package
Opportunities for professional growth
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 125,000 - 175,000