CPU Design Methodology Engineer

NVIDIA

Santa Clara (CA)

On-site

USD 168,000 - 311,000

Full time

32 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA seeks a Senior CPU Design Methodology Engineer in Santa Clara, CA to advance SOC design automation, RTL integration, and chip build/assembly. You will work with ASIC, Physical Design, CAD, Package Design, Software, DFT, and other teams to develop scalable methodologies for SOC creation.

Ideal candidates have 8+ years in chip design, strong Verilog/SystemVerilog skills, and proficiency in Perl/Python scripting. Equity and comprehensive benefits are offered; base salary varies by Level 4–5.

Qualifications

  • Masters in Computer or Electrical Engineering or equivalent experience.
  • 8+ years of chip design experience focusing on SOC integration and design automation.
  • Excellent analytical and problem-solving skills.
  • Experience in RTL design (Verilog), verification (UVM, SystemVerilog), SoC design/integration flow, and design automation.
  • Strong coding skills in Perl, Python, or other scripting languages.
  • Experience in synthesis and physical design is a plus.
  • Good interpersonal skills.

Responsibilities

  • Define and develop system-level methodologies and tools to build SOCs in an efficient and scalable manner.
  • Identify inefficiencies and improvement opportunities in the front-end chip implementation process and propose ideas to address them.
  • Own front-end design quality checks and reviews to present the physical design team with high-quality RTL.

Skills

RTL design
Verification (UVM)
SystemVerilog
Design automation
Perl/Python scripting

Education

Master's degree in Computer or Electrical Engineering

Tools

Synthesis tools
Physical design tools

Job description

We are now looking for a Senior CPU Design Methodology Engineer! The complexity of chip development has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The NVIDIA CPU team is looking for a top ASIC Engineer with an interest in SOC design automation, RTL integration, and chip build and assembly. You should be passionate about developing methodologies and automation solutions that enable SOC creation in the most optimized way. In this position, you will get the chance to build complex chips and interact directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT and other teams.

What You'll Be Doing
  • Define and develop system-level methodologies and tools to build SOCs in an efficient and scalable manner
  • Identify inefficiencies and improvement opportunities in the front-end chip implementation process and propose ideas to address them
  • Own front-end design quality checks and reviews to present the physical design team with high-quality RTL
What We Need To See
  • A Masters in Computer or Electrical Engineering or equivalent experience
  • 8+ years of experience in chip design, specializing in SOC integration and design automation
  • Excellent analytical and problem-solving skills
  • Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integration flow, and design automation
  • Strong coding skills in Perl, Python, or other industry-standard scripting languages
  • Experience in synthesis and physical design is a plus
  • Good interpersonal skills.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We employ some of the most forward-thinking and hardworking people in the world. Are you passionate about becoming a part of an outstanding team supporting the latest in CPU technology? If so, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until August 22, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA • Arizona

On-site
USD 168,000 - 311,000
Equity
Benefits
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity
Benefits package
CPU Design Methodology Engineer
CPU Design Methodology Engineer

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 311,000
Equity
Generous benefits
CPU Design Methodology Engineer
CPU Design Methodology Engineer

Nvidia Corporation in • Hillsboro (OR)

On-site
USD 168,000 - 311,000
Equity
Benefits package
Senior CPU Design Engineer
Senior CPU Design Engineer

NVIDIA • California (MO)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior CPU Design Engineer
Senior CPU Design Engineer

NVIDIA • Hillsboro (OR)

Hybrid
USD 168,000 - 265,000
Equity
Benefits
Senior EDA Engineer, SOC Design Methodology
Senior EDA Engineer, SOC Design Methodology

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 264,500
Equity
Benefits package
Senior EDA Engineer, SOC Design Methodology
Senior EDA Engineer, SOC Design Methodology

NVIDIA Gruppe • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Equity
Health benefits
Hybrid work
SOC Design Engineer, ASIC Tools and Methodology Development
SOC Design Engineer, ASIC Tools and Methodology Development

NVIDIA Gruppe • Austin (TX)

Hybrid
USD 116,000 - 190,000
Equity
Benefits
Senior Manager, ASIC Chip Engineering
Senior Manager, ASIC Chip Engineering

NVIDIA • Santa Clara (CA)

On-site
USD 232,000 - 368,000
Equity
Benefits