Enable job alerts via email!

Compiler Engineer

Rocket Lab

San Jose (CA)

On-site

USD 130,000 - 180,000

Full time

3 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Start fresh or import an existing resume

Job summary

Rocket Lab is seeking a Compiler Engineer to join our team in San Jose. This role involves developing compiler features for an energy-efficient processor tailored for machine learning applications. Candidates should have significant C++ experience, a relevant degree, and strong problem-solving skills. We offer competitive salaries, equity, and a commitment to professional development.

Benefits

401K match
Company-paid benefits
Equity program
Paid parental leave
Flexibility

Qualifications

  • 5+ years of experience with C++.
  • Familiarity with compiler frameworks such as GCC, LLVM, and/or MLIR.
  • Understanding of computer architecture and optimization.

Responsibilities

  • Develop new compiler features to improve hardware efficiency.
  • Write unit and integration tests for compiler bugs.
  • Collaborate with hardware design team for improvements.

Skills

C++
Problem Solving
Attention to Detail

Education

Bachelor's/Master's degree in CS or related field

Tools

GDB
LLVM
GCC
MLIR

Job description

Efficient is developing the world’s most energy-efficient general-purpose computer processor. Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks. This level of efficiency makes perpetual, pervasive intelligence possible: run AI/ML continuously on a AA battery for 5-10 years. Our platform’s unprecedented level of efficiency enables IoT devices to intelligently capture and curate first-party data to drive the next major computing revolution

We are seeking a Compiler Engineer to join our growing team. The Compiler Engineer will contribute to the design and implementation of an embedded machine learning (ML) system stack and TinyML applications to run on the world’s most energy-efficient programmable processor. This position is a unique opportunity to develop applications for cutting-edge hardware as part of a highly interdisciplinary team, helping to demonstrate the value of Efficient’s breakthrough technology. If you are an engineer who wants to be part of an intensely skilled team and wants to have an immediate impact building the next generation of energy-efficient ML applications, we want to talk with you!

Key responsibilities
  • Develop new compiler features to improve overall hardware efficiency while maintaining programmability. These may relate to:
    - Efficient’s new dataflow ISA
    - Memory analysis and ordering Hardware constraints such as timing and power consumption
    - Place-and-route of applications onto Efficient’s fabric
    - Visualization
    - Programmer debugging tools
  • Write unit and integration tests to uncover functional- and performance-related compiler bugs.
  • Work with various machine-learning frameworks to compile models to our custom hardware.
  • Debug and fix functional and performance issues of the compiler system.
  • Collaborate with the hardware and physical design team to understand and improve hardware architecture and propose future improvements.
  • Work closely with the application development team to understand the problem domain and deliver optimized compiler solutions.
Required qualifications & experience requirements
  • 5+ years of experience with C++.
  • Bachelor's/Master's degree in CS or related field.
  • Familiarity with compiler frameworks such as GCC, LLVM, and/or MLIR.
  • Understanding of computer architecture and optimization.
  • Experience using industry standard development and debugging tools including GDB.
  • Strong attention to detail, good work ethic, ability to work on multiple projects simultaneously, and good communication skills.
  • Good problem solving skills.
Additional qualifications considered
  • Familiarity with FPGA-compilation and/or PnR algorithms.
  • Experience with verilog, system verilog, or VHDL.
  • Knowledge of computer architecture.

We offer a competitive salary for this role, generally ranging from $130,000 to $180,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

Why Join Efficient?

At Efficient, we do not care about hierarchy—your impact is what matters. If you produce prodigious, high-quality work, you will be recognized and rewarded accordingly. We are a high-trust, high-output team where ownership and autonomy are paramount. If you are looking for a career-defining opportunity to shape the future of high-performance computing, let’s talk.

Efficient offers acompetitive compensation and benefits package, including401K match, company-paid benefits, equity program, paid parental leave, and flexibility. We are committed to personal and professional development and strive to grow together as people and as a company.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.