Chip Implementation CAD Engineer (Digital Reference flow development)

Rapidus Corporation US

City of Albany (NY)

On-site

USD 120,000 - 160,000

Full time

9 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health, Dental & Vision coverage
401k with no employer match

Job summary

Rapidus Corporation US seeks a Chip Implementation CAD Engineer to lead synthesis and PnR for the digital reference flow, with a focus on automation and AI/ML-driven DSE adoption. The role favors Albany, NY, with alternatives in Santa Clara, CA, or Tokyo, Japan.

You will collaborate with EDA vendors, drive integration of advanced features, and author technical docs while supporting design contractors to streamline methodologies.

Qualifications

  • Experience in logic synthesis and APR (Automatic Place and Route) flows.
  • Experience with advanced process nodes (7nm FinFET and beyond) is preferred but not mandatory.

Responsibilities

  • Develop and verify implementation steps (Synthesis/PnR) of the reference flow.
  • Evaluate and productize AI/ML-driven Design Space Exploration (DSE) tools.
  • Partner with EDA vendors to integrate the latest features and work with design contractors to streamline implementation methodologies.
  • Author technical documentation and provide expert customer support.

Skills

Logic synthesis
APR (Automatic Place and Route)
Automation tools
AI/ML-driven DSE
Vendor collaboration

Tools

EDA tools
Design tools integration

Job description

Chip Implementation CAD Engineer (Digital Reference flow development)

Team: Enablement

Location: Albany (NY)--preferred, Santa Clara (CA), or Tokyo (Japan)

Role Overview:

You will focus on the implementation stages (Synthesis and PnR) of the digital reference flow. Additionally, you will lead the adoption of next-generation automation tools, including AI/ML-driven DSE (Design space exploration)

About Rapidus

Rapidus Corporation, founded in 2022, is Japan-led initiative to build a world-class advanced logic semiconductor foundry. With a bold vision to accelerate innovation, we are pioneering cutting-edge logic semiconductor research, development, design, and manufacturing to transform the global semiconductor industry.

Why Join Us

You will play a central leadership role in building the world’s most advanced 2nm and next-generation enablement ecosystem, shaping the foundation for future semiconductor innovation.

You will focus on the implementation stages (Synthesis and PnR) of the digital reference flow. Additionally, you will lead the adoption of next-generation automation tools, including AI/ML-driven DSE (Design space exploration)

Key Responsibilities:
  • Develop and verify implementation steps (Synthesis/PnR) of the reference flow.
  • Evaluate and productize AI/ML-driven Design Space Exploration (DSE) tools.
  • Partner with EDA vendors to integrate the latest features and work with design contractors to streamline implementation methodologies.
  • Author technical documentation and provide expert customer support.
Qualifications:
  • Experience in logic synthesis and APR (Automatic Place and Route) flows.
  • Experience with advanced process nodes (7nm FinFET and beyond) is preferred but not mandatory.

Comprehensive Health, Dental and Vision coverage, fully at company's expense (no deductibles), 401k with no employer match

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Implementation CAD Engineer: AI-Driven DSE & Synthesis Lead
Chip Implementation CAD Engineer: AI-Driven DSE & Synthesis Lead

Rapidus Corporation US • City of Albany (NY)

On-site
USD 120,000 - 160,000
Health, Dental & Vision coverage
401k with no employer match
DFT design / methodology development Engineer
DFT design / methodology development Engineer

Rapidus Corporation US • City of Albany (NY)

On-site
USD 180,000 - 240,000
Health, dental & vision coverage
Senior Chiplet Package Design Engineer (2.5D / 3D Integration)
Senior Chiplet Package Design Engineer (2.5D / 3D Integration)

Rapidus Corporation US • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Health coverage
Dental & Vision
Career growth
+2
Senior Customer Package Design Integration Engineer (2.5D / 3D Packaging)
Senior Customer Package Design Integration Engineer (2.5D / 3D Packaging)

Rapidus Corporation US • Santa Clara (CA)

On-site
USD 140,000 - 230,000
Health, Dental and Vision coverage
Senior Program Manager / Chief of Staff, Enablement (Semiconductor Engineering)
Senior Program Manager / Chief of Staff, Enablement (Semiconductor Engineering)

Rapidus Corporation US • City of Albany (NY)

On-site
USD 180,000 - 240,000
Health, Dental and Vision coverage
SRAM Development Engineer
SRAM Development Engineer

Rapidus Corporation US • City of Albany (NY)

On-site
USD 120,000 - 180,000
Health, Dental and Vision coverage
Digital - ASIC Design Automation Engineer
Digital - ASIC Design Automation Engineer

Eliyan • San Francisco (CA)

On-site
USD 180,000 - 240,000
On-site in Bay Area / Vancouver / TO
Chip Design Engineer
Chip Design Engineer

Ricursive • Palo Alto (CA)

On-site
USD 200,000 - 300,000
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |

Eliyan • San Francisco (CA)

On-site
USD 150,000 - 200,000
Principal R&D Engineer-18137
Principal R&D Engineer-18137

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 240,000