ASIC Subsystem Engineer (Mid-level or Lead)

The Boeing Company

El Segundo (CA)

On-site

USD 120,000 - 198,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

The Boeing Company in El Segundo, CA is seeking a Mid-level or Lead ASIC Subsystem Engineer to join the Space and Launch Engineering team. You will design and verify ASICs and mixed-signal components for space-based digital communication systems, and collaborate with customers, suppliers and program teams.

This onsite role emphasizes architecture, requirements, verification and test planning for high-performance mixed-signal devices, with full lifecycle responsibilities from concept to unit

Qualifications

  • US Citizenship with ability to obtain a US security clearance.
  • Bachelor of Science in engineering, engineering technology, chemistry, physics, mathematics, data science, or computer science.
  • 5+ years of related experience, or equivalent mix of education and experience.
  • Experience with higher-level programming code (C, MATLAB, Python) and analog/mixed-signal/digital circuits.
  • Experience developing digital architecture requirements, interfaces, verification plans, or related system requirements.
  • Experience with ASIC development processes and working with ASIC manufacturers or IP providers.

Responsibilities

  • Define, develop and validate next-generation multi-ASIC architectures with DSP cores for digital subsystems.
  • Architect, derive, allocate and verify requirements for ASIC functions and interfaces.
  • Develop verification strategies and requirements traceability for ASIC and mixed-signal functions.
  • Lead technical trade studies on performance, cost, schedule, risk and manufacturability.
  • Coordinate activities with ASIC design houses, IP suppliers, and internal teams.
  • Define screening requirements and plans for mixed-signal components.
  • Support modeling, analyses, integration and performance simulations for ADC/DAC converters.
  • Prepare technical presentations, interface docs and verification evidence.
  • Identify risks and develop mitigation plans with leadership.

Skills

Security clearance
C, MATLAB, Python
Analog/mixed-signal circuits
Digital architecture requirements
ASIC development processes
Leadership in technical activities

Education

Bachelor of Science in engineering/science
Master’s degree (preferred)

Tools

ASIC design houses coordination
IP suppliers collaboration

Job description

Job Description

At Boeing, we innovate and collaborate to make the world a better place. We’re committed to fostering an environment for every teammate that’s welcoming, respectful and inclusive, with great opportunity for professional growth. Find your future with us.

The Boeing Space & Missions Systems Division is seeking a Mid-level or Lead ASIC Subsystem Engineer to join the Space and Launch Engineering team in El Segundo, California. In this role, you will support the design and development of advanced ASICs and mixed-signal components for space-based digital communication systems supporting commercial, civil, and national security programs.

You will work with a highly motivated, multidisciplinary team and collaborate with domestic and international customers, suppliers, program management, integration and test engineers, and senior technologists. Assignments may span the full unit life cycle, including architecture development, internal trade studies, concept studies, system definition, design development, verification, integration, qualification, and unit sell-off.

This position is primarily focused on subsystem-level architecture, requirements, verification, integration, and technical coordination for ASICs, digital signal-processing functions, and mixed-signal ADC/DAC converters.

This position is expected to be 100% onsite. The selected candidate will be required to work onsite at the El Segundo, CA, location.

This worksite participates in Boeing’s optional 9/80 schedule rotation. 9/80 is a rotation in which employees can work 9 hour shifts, 8 days per pay period (bi-weekly) and receive every other Friday off.

Position Responsibilities:
  • Define, develop and validate next-generation multi-ASIC architectures incorporating digital signal-processing cores for digital communication subsystems.
  • Architect, derive, allocate, and verify requirements for ASIC functions, interfaces, and subsystem performance.
  • Develop general verification strategies and requirements traceability for ASIC and mixed-signal functions.
  • Lead technical trade studies involving performance, cost, schedule, risk, complexity, and manufacturability.
  • Serve as a subsystem engineering point of contact for ASIC design houses, IP suppliers, semiconductor manufacturers, and internal engineering organizations.
  • Coordinate technical activities, analyses, reviews, and deliverables within the ASIC integrated product team.
  • Derive and validate ADC/DAC performance requirements, including parameters such as: ENOB, SNR, SINAD, SFDR, THD, Aperture and clock jitter, linearity, gain and and offset errors, spurs, calibration, synchronization; all with considerations of performance over process, voltage and temperature operating conditions Signal-to-noise ratio
  • Develop and manage design validation test plans for mixed-signal ADC/DAC converters.
  • Define and manage screening requirements and screening plans for mixed-signal components.
  • Support subsystem-level modeling, analysis, integration, and performance simulations for ADC/DAC converters and related ASIC functions.
  • Support ASIC-level and subsystem-level hardware and software integration.
  • Support hardware procurement, supplier technical reviews, design reviews, qualification activities, and unit sell-offs.
  • Prepare technical presentations, review materials, requirements documentation, interface documentation, verification evidence, and technical reports.
  • Identify technical risks and develop mitigation plans in coordination with program and engineering leadership.
Basic Qualifications (Required Skills and Experience):
  • This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment. A final U.S.Secret Clearance Post-Start is required.
  • Bachelor of Science degree in engineering, engineering technology (includes manufacturing engineering technology), chemistry, physics, mathematics, data science, or computer science.
  • 5 or more years' related work experience or an equivalent combination of technical education and experience.
  • Experience with a higher-level programming code (e.g. C, MATLAB, Python, or similar).
  • 1+ years of experience working with analog/mixed-signal/digital circuits.
  • 1+ years of experience developing digital architecture requirements, interfaces, verification plans, or related system requirements.
  • 1+ years of experience with ASIC development processes and experience working with ASIC manufacturers or ASIC design houses and IP suppliers.
Preferred Qualifications (Desired Skills / Experience):
  • Master’s degree or higher in Electrical Engineering, Computer Engineering, or a related technical discipline (a master’s degree may count as two years of experience, where applicable).
  • Three or more years of experience in VLSI, digital architecture or verification planning for digital-communications ASICs.
  • Three or more years of subsystem or systems engineering experience involving digital communication or radar payloads.
  • Nine or more years of cumulative experience in engineering roles related to the responsibilities described above.
  • Experience developing architecture, requirements, and verification plans for ASICs, ADCs, DACs, or related mixed-signal components.
  • Experience with built-in test or built-in self-test functions for ASIC verification.
  • Experience with high-speed interfaces (i.e. JESD or other SerDes multi-lane interfacing standards), general control interfaces (SPI, I2C, JTAG derivatives), SerDes IP procurement.
  • Experience procuring and evaluating SerDes and ADC/DAC IP.
  • Experience tracing requirements from system specifications or architecture descriptions to ASIC-level requirements.
  • Experience documenting requirement allocation rationale and validation evidence.
  • Experience supporting ASIC design reviews, supplier reviews, hardware integration, qualification, and unit sell-off.
  • Demonstrated ability to lead technical activities and collaborate effectively in multidisciplinary, team-oriented environments.
  • Level 4 (Lead): 9 or more years' related work experience or an equivalent combination of technical education and experience.
Conflict of Interest:

Successful candidates for this job must satisfy the Company's Conflict of Interest (COI) assessment process.

Drug Free Workplace:

Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteriaismet as outlined in our policies.

Relocation:

This position offersrelocation based on candidate eligibility. Note:Basicrelocation will be offeredfor eligible internal candidates.

Pay & Benefits:

At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.

The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, anda number ofprograms that provide for both paid and unpaid time away from work.

The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.

Pay is based upon candidate experience and qualifications, as well as market and business considerations.

Summary Pay Range for Mid-level (Level 3): $119,850 - $162,150

Summary Pay Range Lead (Level 4): $146,200 - $197,800

Applications for this position will be accepted until Oct. 16, 2026

Export Control Requirements:

This position must meet U.S. export control compliance requirements. To meet U.S. export control compliance requirements, a “U.S. Person” as defined by 22 C.F.R. §120.62 is required. “U.S. Person” includes U.S. Citizen, U.S. National, lawful permanent resident, refugee, or asylee.

Export Control Details:

US based job, US Person required

Education

Bachelor's Degree or Equivalent Required

Relocation

This position offers relocation based on candidate eligibility.

Security Clearance

This position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship. An interim and/or final U.S. Secret Clearance Post-Start is required.

Visa Sponsorship

Employer will not sponsor applicants for employment visa status.

Shift

This position is for 1st shift

Equal Opportunity Employer

Boeing is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Subsystem Engineer (Mid-level or Lead)
ASIC Subsystem Engineer (Mid-level or Lead)

Boeing • El Segundo (CA)

On-site
USD 120,000 - 198,000
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
ASIC / FPGA Digital Design Engineer – (Lead or Senior)

The Boeing Company • El Segundo (CA)

On-site
USD 165,000 - 223,000
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV

The Boeing Company • Mountain View (CA)

On-site
USD 190,000 - 260,000
ASIC/FPGA Design and Verification Engineer – Space Electronics - MTV (Associate, Experienced, or Lead)
ASIC/FPGA Design and Verification Engineer – Space Electronics - MTV (Associate, Experienced, or Lead)

The Boeing Company • Mountain View (CA)

On-site
USD 99,000 - 198,000
ASIC / FPGA Design Verification Engineer – (Lead or Senior)
ASIC / FPGA Design Verification Engineer – (Lead or Senior)

Boeing Co. • El Segundo (CA)

On-site
USD 146,000 - 223,000
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)

The Boeing Company • El Segundo (CA)

On-site
USD 99,000 - 162,000
Entry Level ASIC/FPGA Verification Engineer – Space Electronics - MTV
Entry Level ASIC/FPGA Verification Engineer – Space Electronics - MTV

The Boeing Company • Mountain View (CA)

On-site
USD 79,000 - 107,000
Lead Hardware Subsystems Engineer
Lead Hardware Subsystems Engineer

Boeing • El Segundo (CA)

On-site
USD 146,000 - 198,000
9/80 schedule
Relocation assistance
DSP Comm Engineer (Associate or Mid-level)
DSP Comm Engineer (Associate or Mid-level)

Boeing • Los Angeles (CA)

On-site
USD 99,000 - 162,000
Systems Engineer - Digital Signal Processing (Lead or Senior)
Systems Engineer - Digital Signal Processing (Lead or Senior)

The Boeing Company • El Segundo (CA)

On-site
USD 146,000 - 239,000