ASIC Engineer, Performance Architecture and Modeling

Meta

United States

On-site

USD 178,000 - 250,000

Full time

40 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Meta's Silicon Engineering organization is seeking an ASIC Engineer specializing in performance architecture and modeling to define and drive the architectural performance analysis, pre-silicon modeling, and microarchitectural exploration of custom ASICs for Meta's infrastructure.

You will develop cycle-accurate and transaction-level simulation environments, validate pre-silicon models, and collaborate with architecture, RTL, and software teams to meet throughput, latency, and efficiency targets

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, or equivalent practical experience.
  • 8+ years of experience in ASIC design, silicon engineering, or related field.
  • 5+ years of experience in ASIC performance modeling, microarchitectural analysis, or pre-silicon simulation.
  • Proficiency in C++ and Python for simulation models and performance tools.
  • Experience with cycle-accurate or transaction-level models using C++/SystemC.

Responsibilities

  • Define and own performance modeling strategy for custom infrastructure ASICs, incl. cycle-accurate and transaction-level sims.
  • Drive microarchitectural exploration across compute, memory, interconnect, and I/O.
  • Develop and validate pre-silicon models predicting post-silicon behavior for data center workloads.
  • Develop workloads and kernels for ML training and inference.
  • Establish benchmarking frameworks and bottleneck analysis for the ASIC pipeline.
  • Collaborate with architecture, RTL, and physical design to translate requirements into specs.
  • Partner with software teams to optimize workloads against silicon performance.
  • Lead cross-functional reviews and communicate results to leadership.
  • Define long-term performance modeling infrastructure roadmaps.

Skills

C++
Python
SystemC
assembly programming
GPU/ML programming
multi-threaded programming

Education

Bachelor's degree in Computer Science or Computer Engineering

Tools

SystemC
SystemVerilog
VHDL
Python
C++

Job description

Meta's Silicon Engineering organization is building custom silicon solutions that power the infrastructure underpinning Meta's AI and data center workloads at scale. As an ASIC Engineer specializing in performance and modeling, you will define and drive the architectural performance analysis, pre-silicon modeling, and microarchitectural exploration of custom ASICs designed for Meta's infrastructure. In this role, you will establish the performance modeling methodology and long-term silicon roadmap strategy, partnering with architecture, design, and software teams to ensure Meta's infrastructure silicon meets the demanding throughput, latency, and efficiency targets required at hyperscale.

ASIC Engineer, Performance Architecture and Modeling Responsibilities
  • Define and own the performance modeling strategy for custom infrastructure ASICs, including development of cycle-accurate and transaction-level simulation environments
  • Drive microarchitectural exploration and trade-off analysis across compute, memory subsystem, interconnect, and I/O domains to inform silicon architecture decisions
  • Develop and validate pre-silicon performance models that accurately predict post-silicon behavior for data center workloads
  • Develop low-level workloads and kernels for machine learning training and inference applications
  • Establish performance analysis methodologies, benchmarking frameworks, and bottleneck identification techniques across the full ASIC pipeline
  • Collaborate with architecture, RTL design, and physical design teams to translate performance requirements into implementable microarchitectural specifications
  • Partner with software and systems teams to co-optimize workload scheduling, firmware, and driver behavior against silicon performance characteristics
  • Lead cross-functional technical reviews and communicate performance modeling results and architectural recommendations to engineering leadership
  • Define long-term performance modeling infrastructure roadmaps, including tooling, automation, and simulation platform investments
  • Mentor other engineers on performance modeling techniques, simulation methodology, and microarchitectural analysis best practices
  • Identify and resolve performance gaps between modeled and measured silicon behavior through structured root‑cause analysis and model calibration
Minimum Qualifications
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of experience in ASIC design, silicon engineering, or a related technical field
  • 5+ years of experience in ASIC performance modeling, microarchitectural analysis, or pre-silicon simulation for custom silicon or SoC designs
  • Proficiency in C++ and Python for developing simulation models, automation frameworks, and performance analysis tools
  • Experience developing cycle-accurate or transaction-level performance models using C++ and SystemC for complex digital systems including processors, memory subsystems, or high-speed interconnects
  • Experience with performance analysis of data center, AI accelerator, or high-performance computing workloads on custom silicon
  • Experience defining microarchitectural specifications and driving cross-functional alignment across architecture, RTL, and physical design teams
  • Experience with assembly programming languages, and compiler technologies
Preferred Qualifications
  • Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows
  • Experience building or scaling performance modeling infrastructure for hyperscale data center ASICs, including network, storage, or AI inference accelerator designs
  • Familiarity with post-silicon performance validation and model-to-hardware correlation methodologies
  • Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis
  • Experience with GPU, machine learning, multi-threaded programming paradigm
  • Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization
About Meta

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affentive Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

$178,000/year to $250,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Salem (OR)

On-site
USD 178,000 - 250,000
ASIC Engineer, Power Management Design Verification
ASIC Engineer, Power Management Design Verification

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Technical Lead, Infrastructure Silicon Validation
Technical Lead, Infrastructure Silicon Validation

Meta • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Bonus
Equity
Benefits
ASIC Engineer, Performance Architecture and Modeling
ASIC Engineer, Performance Architecture and Modeling

Meta • Sunnyvale (CA), Austin (TX)

On-site
USD 180,000 - 240,000
Silicon Performance Architect, Reality Labs
Silicon Performance Architect, Reality Labs

Meta • Redmond (WA)

On-site
USD 178,000 - 250,000
ASIC Engineer, Infra Silicon Enablement (Host & Userspace)
ASIC Engineer, Infra Silicon Enablement (Host & Userspace)

Meta • Sunnyvale (CA)

On-site
USD 173,000 - 249,000
Bonus
Equity
Benefits
Silicon Performance Architect, Reality Labs
Silicon Performance Architect, Reality Labs

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Technical Program Manager, ASIC
Technical Program Manager, ASIC

Meta • Menlo Park (CA)

On-site
USD 168,000 - 234,000
Bonus
Equity
Benefits