ASIC Design Engineer (Hardware Security)

Qualcomm

San Diego (CA)

On-site

USD 140,000 - 229,800

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive bonus program
RSU grants
Comprehensive benefits package

Job summary

Qualcomm is seeking a Hardware Design Engineer in San Diego, CA, with solid ASIC design experience. The role involves contributing to various aspects of hardware security projects and requires collaboration with cross-functional teams to deliver high-performance ASIC solutions.

The ideal candidate has 6+ years of experience in ASIC design, communication skills, and a Bachelor’s degree in engineering. Qualcomm offers competitive pay, a bonus program, and comprehensive benefits.

Qualifications

  • 6+ years of experience in ASIC design.
  • Knowledge of bus protocols, clocks/resets, and debug concepts.
  • Self-driven, motivated, able to work with minimum supervision.

Responsibilities

  • Contribute to architecture, microarchitecture, design, validation, and silicon testing.
  • Collaborate with cross-functional teams to deliver secure ASIC solutions.
  • Engage with state-of-the-art security solutions and techniques.

Skills

Problem-solving
Strong communication
Teamwork skills

Education

Bachelor’s degree in electrical engineering or related sciences
Master’s or PhD preferred

Tools

Verilog/SystemVerilog RTL design
ASIC design flow

Job description

Overview

Qualcomm Technologies, Inc. is seeking Hardware Design engineers with solid ASIC design experience in San Diego, CA. The Hardware Security team works on cutting edge security solution products for premium Snapdragon chip sets. This is a high-level, high-profile position requiring interaction with cross-functional teams. The work will expose the candidate to all aspects of the hardware security product creation flow, including Architecture, Microarchitecture, Design, Validation, IP development, Synthesis, Timing closure, Layout, and thorough Silicon Testing.

Responsibilities
  • Contribute to architecture, microarchitecture, design, validation, IP development, synthesis, timing closure, layout, and silicon testing in hardware security projects.
  • Collaborate with cross-functional teams to deliver secure, high-performance ASIC solutions for Snapdragon chip sets.
  • Engage with state-of-the-art security solutions, countermeasures, and techniques.
Qualifications
  • Bachelor’s degree in electrical engineering, or related sciences.
  • 6+ years of experience in ASIC design.
  • Experience and understanding of ASIC design flow: Architecture, Microarchitecture, Verilog/SystemVerilog RTL design, Clock Domain Crossings, DFT, synthesis, and timing closure.
  • Knowledge of bus protocols, clocks/resets, debug concepts.
  • Problem solving, strong communication and teamwork skills.
  • Self-driven, motivated, able to work with minimum supervision.
Stand out
  • Experience with microcontroller CPUs, busses (AHB/AXI/others), or peripherals.
  • Experience with system-level architecture, complex subsystems, integration of analog and digital IP, implementation techniques, silicon test.
  • Experience with high-speed, low-area, and low-power architecture.
  • Experience in hardware security fields like Root of Trust, RNG, symmetric and asymmetric crypto, side-channel, error correction codes, hardening, etc.
  • Experience in verification, modeling, test-planning.
Education Requirements
  • Bachelor’s degree minimum; Master’s or PhD preferred.
Keywords

SoC (system on chip), Security, ASIC, Digital Design, Crypto, Cryptography, Encryption, side-channel, subsystem, lead

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR Master’s degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
EEO and Accommodation

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

Additional Information

Pay range and Other Compensation & Benefits: $140,000.00 - $229,800.00. Qualcomm also offers a competitive discretionary bonus program and RSU grants, in addition to a comprehensive benefits package. For more information, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Design Engineer - Hardware Security & SoC Trust
Senior ASIC Design Engineer - Hardware Security & SoC Trust

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 229,800
Competitive bonus program
RSU grants
Comprehensive benefits package
Physical Design Engineer, Sr. Staff
Physical Design Engineer, Sr. Staff

Qualcomm • Austin (TX)

On-site
USD 164,000 - 246,000
Competitive annual bonus program
Annual RSU grants
Comprehensive benefits package
ASIC Design Engineer
ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
Staff. Physical Design Engineer
Staff. Physical Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Comprehensive benefits package
Annual discretionary bonus program
RSU grants
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
SOC Design Verification Engineer-Staff
SOC Design Verification Engineer-Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive bonus program
RSU grants
Excellent benefits package
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Staff Memory Controller Architecture and Design Engineer
Staff Memory Controller Architecture and Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000