ASIC Design Engineer

QUALCOMM, Inc.

San Diego (CA)

On-site

USD 101,000 - 152,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. in the United States is seeking a skilled engineer to participate in the architecture, design, and optimization of ASIC, SoC, and IP solutions.

You will develop and validate design solutions meeting performance, power, and timing targets, and collaborate with cross-functional teams to deliver complex silicon projects. Responsibilities include RTL design, static timing analysis, verification, and silicon bring-up, with emphasis on rigorous design reviews, tooling

Qualifications

  • Bachelor's degree in Science, Engineering, or related field.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Experience in ASIC, FPGA, or SoC design and development.
  • Understanding of digital design fundamentals, computer architecture, and semiconductor development processes.
  • Experience with industry-standard ASIC design, implementation, verification, and/or timing analysis tools.
  • Programming or scripting experience with languages such as Python, Tcl, Perl, or similar.
  • Strong analytical, problem-solving, communication, and teamwork skills.

Responsibilities

  • Participate in the architecture, design, implementation, integration, and optimization of ASIC, SoC, and IP solutions.
  • Develop and validate design solutions that meet performance, power, area, timing, and quality objectives.
  • Contribute to ASIC development activities including RTL design, static timing analysis, timing closure, synthesis, verification, and silicon bring‑up, depending on project requirements.
  • Collaborate closely with cross-functional teams including architecture, RTL design, physical design, verification, methodology, and software teams to deliver complex SoC solutions.
  • Analyze and resolve design, implementation, and verification challenges using sound ASIC engineering practices.
  • Participate in design reviews and contribute technical expertise to drive project execution and quality.
  • Develop and enhance design flows, methodologies, automation frameworks, and engineering tools to improve productivity and quality.
  • Support continuous improvement efforts by applying silicon learnings and feedback to future designs, processes, and methodologies.
  • Effectively communicate technical concepts, collaborate across teams, and contribute to a strong engineering culture.

Skills

ASIC/SoC design
Digital design fundamentals
Problem solving
Communication
Teamwork

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Bachelor's degree in Science, Engineering, or related field

Tools

Industry-standard ASIC design tools
RTL design
Static timing analysis

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation, helping create a smarter, more connected future for all.

Principal Duties and Responsibilities
  • Participate in the architecture, design, implementation, integration, and optimization of ASIC, SoC, and IP solutions.
  • Develop and validate design solutions that meet performance, power, area, timing, and quality objectives.
  • Contribute to ASIC development activities including RTL design, static timing analysis, timing closure, synthesis, verification, and silicon bring‑up, depending on project requirements.
  • Collaborate closely with cross-functional teams including architecture, RTL design, physical design, verification, methodology, and software teams to deliver complex SoC solutions.
  • Analyze and resolve design, implementation, and verification challenges using sound ASIC engineering practices.
  • Participate in design reviews and contribute technical expertise to drive project execution and quality.
  • Develop and enhance design flows, methodologies, automation frameworks, and engineering tools to improve productivity and quality.
  • Support continuous improvement efforts by applying silicon learnings and feedback to future designs, processes, and methodologies.
  • Effectively communicate technical concepts, collaborate across teams, and contribute to a strong engineering culture.
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Experience in ASIC, FPGA, or SoC design and development.
  • Understanding of digital design fundamentals, computer architecture, and semiconductor development processes.
  • Experience with industry‑standard ASIC design, implementation, verification, and/or timing analysis tools.
  • Programming or scripting experience with languages such as Python, Tcl, Perl, or similar.
  • Strong analytical, problem‑solving, communication, and teamwork skills.
Preferred Qualifications
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Experience in one or more areas including RTL design, ASIC implementation, timing analysis, timing closure, verification, high‑performance computing, AI/ML accelerators, data center technologies, low‑power design, or silicon validation.
  • Knowledge of modern SoC architectures, IP integration, and advanced process technologies.
  • Experience designing arithmetic, computational, machine learning, server/data center, or related IPs.
  • Experience developing tools, scripts, or automation to improve engineering productivity and design quality.
Potential Project Areas
  • ASIC/SoC architecture and RTL design
  • Implementation, constraints development, STA, and timing closure
  • Synthesis, low‑power design, and multi‑voltage domain work
  • Design methodology, flows, automation, and tool development
  • IP integration, design verification support, and system simulation
  • Silicon bring‑up support and feedback into process or methodology improvements

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑accomodations@qualcomm.com or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits

$101,400.00 - $152,200.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff. Physical Design Engineer
Staff. Physical Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Staff. Physical Design Engineer
Staff. Physical Design Engineer

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 153,000 - 230,000
ASICS Engineer-Senior to Staff
ASICS Engineer-Senior to Staff

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
Senior Performance Engineer
Senior Performance Engineer

Qualcomm • Austin (TX)

On-site
USD 116,000 - 173,000
Physical Design Engineer
Physical Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus program
RSU grants
Comprehensive benefits package
DFT-Staff Engineer
DFT-Staff Engineer

QUALCOMM, Inc. • Austin (TX)

On-site
USD 146,000 - 218,000
Physical Design Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago
Physical Design Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Emulation Engineer / Emulation Platform Engineer -Senior
Emulation Engineer / Emulation Platform Engineer -Senior

QUALCOMM, Inc. • Austin (TX)

On-site
USD 122,000 - 183,000
DFT Engineer
DFT Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 101,000 - 152,000
Discretionary bonus program
RSU grants
Benefits package
Always On Subsystem Power Management Firmware Engineer to Always On Subsystem Power Management Firmware Engineer
Always On Subsystem Power Management Firmware Engineer to Always On Subsystem Power Management Firmware Engineer

Qualcomm • San Diego (CA)

On-site
USD 126,000 - 230,000