ASIC Design Engineer

NVIDIA

United States

On-site

USD 120,000 - 210,000

Full time

4 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

NVIDIA is seeking an ASIC Design Engineer in the United States to design high-performance RTL blocks, craft micro-architectures, and collaborate across teams to validate silicon at the RTL level.

The role requires a BS/MS in EE/CE/CS with 2+ years of RTL experience, Verilog proficiency, and strong scripting in Perl/Python. Base salary is tiered by level, with equity and benefits. Applications accepted until the posting date.

Qualifications

  • BS/MS Degree or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science.
  • 2+ years of relevant RTL design work experience.
  • Strong in micro-architecture and RTL development (Verilog), as well as entire front-end flows including logic synthesis, power, and timing analysis.
  • Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic.
  • Strong coding skills in Perl, Python, or other industry-standard scripting languages.
  • Excellent interpersonal skills and a proven ability to work well in a team.

Responsibilities

  • Drafting microarchitecture documents and implementing high-performance, and area and power-efficient RTL to meet strictly defined development targets and specifications.
  • Analyzing architectural trade-offs based on features, performance requirements, and area/power constraints.
  • Crafting micro-architecture, implementing them in RTL, and delivering fully verified, synthesis/timing clean builds.
  • Collaborating closely with architects, other designers, and pre and post silicon verification teams to deliver world-class RTL builds.
  • Working on a diverse list of IPs, including GPU's time distribution system, engine scheduler, interrupt controllers, and copy engines.
  • Assisting the silicon bring-up team in debugging and post-silicon validation activities.]
  • CoT_job_summary_short
  • JOB SUMMARY

Skills

C/C++
Perl
Python

Education

BS/MS Degree or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science

Tools

Verilog

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology-and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent. As an NVIDIAN, you'll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars and artificial intelligence. You will be part of a skilled engineering team pushing the boundaries of computing's future.

What you'll be doing:
  • Drafting microarchitecture documents and implementing high-performance, and area and power-efficient RTL to meet strictly defined development targets and specifications.
  • Analyzing architectural trade-offs based on features, performance requirements, and area/power constraints.
  • Crafting micro-architecture, implementing them in RTL, and delivering fully verified, synthesis/timing clean builds.
  • Collaborating closely with architects, other designers, and pre and post silicon verification teams to deliver world-class RTL builds.
  • Working on a diverse list of IPs, including GPU's time distribution system, engine scheduler, interrupt controllers, and copy engines.
  • Assisting the silicon bring-up team in debugging and post-silicon validation activities.
What we need to see:
  • BS/MS Degree or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science.
  • 2+ years of relevant RTL design work experience.
  • Strong in micro-architecture and RTL development (Verilog), as well as entire front-end flows including logic synthesis, power, and timing analysis.
  • Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic.
  • Strong coding skills in Perl, Python, or other industry-standard scripting languages.
  • Excellent interpersonal skills and a proven ability to work well in a team.
Ways to stand out from the crowd:
  • Strong C/C++ skills.
  • Experience in multi clock domains and asynchronous logic, interface protocols and arbitration schemes.
  • Outstanding debugging, problem-solving, and analytical abilities.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until August 21, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer
ASIC Design Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 116,000 - 189,750
Eligible for equity and benefits
ASIC Design Engineer, Tools and Methodology Development
ASIC Design Engineer, Tools and Methodology Development

NVIDIA Gruppe • Austin (TX)

Hybrid
USD 116,000 - 219,000
Equity
Benefits
ASIC Design Engineer, Tools and Methodology Development
ASIC Design Engineer, Tools and Methodology Development

NVIDIA • Austin (TX)

On-site
USD 130,000 - 210,000
Equity
Benefits
Senior EDA Engineer, SOC Design Methodology
Senior EDA Engineer, SOC Design Methodology

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 264,500
Equity
Benefits package
Senior ASIC Design Engineer - Agentic AI
Senior ASIC Design Engineer - Agentic AI

NVIDIA • Durham (NC)

On-site
USD 168,000 - 265,000
Equity
Comprehensive benefits package
Senior EDA Engineer, SOC Design Methodology
Senior EDA Engineer, SOC Design Methodology

NVIDIA Gruppe • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Equity
Health benefits
Hybrid work
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Gruppe • Westford (MA)

On-site
USD 180,000 - 300,000
Equity
Benefits
ASIC Design Engineer - Hardware
ASIC Design Engineer - Hardware

NVIDIA Corporation • Austin (TX), Northern (KY)

On-site
USD 116,000 - 180,000
Equity
Benefits
ASIC Design Engineer, Tools and Methodology Development
ASIC Design Engineer, Tools and Methodology Development

Nvidia Corporation in • Austin (TX)

Hybrid
USD 116,000 - 219,000
Equity
Benefits
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Westford (MA)

On-site
USD 168,000 - 311,000