Enable job alerts via email!

ASIC Design Engineer

Apple Inc.

Santa Clara (CA)

On-site

USD 143,000 - 265,000

Full time

4 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Une entreprise technologique innovante recherche un professionnel expérimenté dans la conception ASIC. Le candidat idéal contribuera à la recherche et au développement des systèmes mémoire, en améliorant l'architecture des performances. Ce poste nécessite une solide formation en ingénierie et une expertise approfondie dans la conception de systèmes complexes.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
Reimbursement for educational expenses
Discretionary bonuses or commission payments

Qualifications

  • Expérience en conception ASIC avec plus de 3 ans d'expérience requise.
  • Connaissance des systèmes de mémoire et des architectures hautes performances est un plus.
  • Capacité à travailler avec des équipes de performance pour développer des simulateurs.

Responsibilities

  • Recherche et développement des architectures mémoire.
  • Caractérisation des performances et documentation des résultats.
  • Développement de hiérarchies mémoire pour architectures de calcul parallèle.

Skills

ASIC design
RTL/micro-architecture
high-performance memory subsystem

Education

Bachelor's Degree

Job description

Santa Clara, California, United States Hardware

Description

The ideal candidate will have experience in ASIC design with:- Architecture research and/or development of memory or highly interconnected system architectures.- RTL/micro-architecture.- Knowledge of high-performance memory subsystem, including dram controller, PHY architecture and design, DFI interface and dram interface calibration/training mechanisms and algorithms is a plus.- Systems experience in characterizing performance, doing comparison studies, and documenting and publishing results.

Minimum Qualifications
  • Bachelor's Degree with +3 Years of Experience
Preferred Qualifications
  • Drive new memory system architectures from DRAM up.
  • Explore architecture and feature trade-offs in system performance, area, and power consumption.
  • Develop memory hierarchies for high performance parallel computer architectures. (system-on-a-chip SOC).
  • Work with performance team to develop performance/power simulators, models and test suites.
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $143,100 and $264,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

ASIC Design Engineer

AECOM

Santa Clara

On-site

USD 143,000 - 265,000

3 days ago
Be an early applicant

Senior ASIC Design Engineer (remote)

Chelsea Search Group, Inc.

San Jose

Remote

USD 130,000 - 160,000

6 days ago
Be an early applicant

ASIC Design Engineer

AXONNE

San Jose

On-site

USD 108,000 - 213,000

5 days ago
Be an early applicant

ASIC Design Engineer

Cisco Systems

San Jose

On-site

USD 130,000 - 180,000

4 days ago
Be an early applicant

ASIC Design Engineer

Davita Inc.

San Jose

On-site

USD 120,000 - 160,000

4 days ago
Be an early applicant

PCIe ASIC Design Engineer

Cornelis Networks

Remote

USD 100,000 - 200,000

24 days ago

PCIe ASIC Design Engineer

Cornelis Networks

Wayne

Remote

USD 130,000 - 180,000

25 days ago

ASIC Design Engineer - Synthesis

Cornelis Networks

Wayne

Remote

USD 120,000 - 180,000

25 days ago

PCIe ASIC Design Engineer

Cornelis Networks, Inc.

Wayne

Remote

USD 130,000 - 180,000

25 days ago