ASIC Analog Senior Layout Engineer

Cisco

Carlsbad (CA)

Presencial

USD 149.000 - 218.000

Jornada completa

Hace 7 días
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

No envíes un currículum genérico — crea un currículum y una carta de presentación adaptados a este puesto concreto.

Supera los filtros ATS

Descripción de la vacante

Cisco is seeking a Senior Layout Engineer for the Silicon One Optics team to architect the physical blueprint for high-speed interconnects and own block-to-top integration from floorplanning to tapeout.

You will tackle complex parasitic, SI, and thermal challenges, collaborate with CAD, circuit, and packaging teams, and mentor rising talent while shaping design methodologies for next-gen optical solutions.

Formación

  • Bachelor’s or advanced degree with related experience in ASIC/SoC layout.
  • Experience supporting block-level layout through tapeout.
  • Background in physical verification and custom analog layout in advanced nodes.

Responsabilidades

  • Own block-to-top integration for 100G/200G/400G lambda architectures.
  • Lead floorplanning, post-layout extraction, sign-off, and tapeout.
  • Address parasitic, signal integrity, and thermal tradeoffs with CAD teams.
  • Mentor engineers and shape design methodologies across the group.

Conocimientos

Block-level layout experience
Cross-functional collaboration
Signal integrity optimization

Educación

Bachelor's degree in Electrical Engineering or related field
Master's degree in Electrical Engineering or related field
PhD in Electrical Engineering or related field

Herramientas

Cadence Virtuoso
Calibre
Python
Perl
TCL

Descripción del empleo

The application window is expected to close on: 01/18/2027

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

As a Senior Layout Engineer on the Silicon One Optics team, you won't just be drawing polygons-you'll be architecting the physical blueprint for the world's fastest optical interconnects. You will own block-to-top integration for next-gen 100G, 200G, and 400G per lambda architectures, pushing silicon past standard limits. From initial floorplanning to sign-off tapeout and silicon bring-up, your physical design decisions will directly power the future of global AI and data center infrastructure.

  • Power Next-Gen Optics: Directly build and optimize complex analog and mixed-signal layouts for groundbreaking 100G-400G/lambda optical solutions.
  • Own the Silicon Lifecycle: Drive full-flow execution from concept and floorplanning through post-layout extraction, sign-off, tapeout, and post-silicon bring-up.
  • Solve High-Speed Challenges: Master complex parasitic, signal integrity, and thermal tradeoffs alongside world-class circuit design, packaging, and CAD teams.
  • Set the Standard: Shape design methodologies, mentor rising engineering talent, and raise the bar for physical execution across the group.
Minimum Qualifications
  • Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience
  • Prior experience supporting block-level layout efforts through tapeout
  • Prior experience in physical verification and custom layout design, specifically with custom analog layout experience in FINFET 7nm, 5nm, or 3nm
  • Prior experience with Cadence Virtuoso or similar custom layout tools
Preferred Qualifications
  • Analog & Custom Layout Design: Prior experience in device-level layout techniques (matching, symmetry, shielding, common-centroid, interdigitation, guard rings, isolation structures) and critical design concepts including parasitic control, thermal management, and signal integrity. Custom analog experience in TSMC 2nm or below is a plus.
  • EDA Tools & Signoff Flows: Prior experience with EDA tools like Cadence Virtuoso and Calibre (or equivalent) in a Linux environment, with a strong command of physical signoff flows including DRC, LVS, ERC, parasitic extraction, and EM/IR analysis.
  • Tapeout & Automation: Prior experience with ASIC/SoC tapeout processes and scripting capabilities (Python, Perl, or TCL) for layout automation.
  • Collaboration: Prior experience working with cross-functional teams across multi-location teams.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $149,100.00 to $218,100.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may b

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

ASIC Analog Senior Layout Engineer
ASIC Analog Senior Layout Engineer

Cisco Systems, Inc • Carlsbad (CA)

Presencial
USD 149.000 - 218.000
Senior Analog Layout Engineer
Senior Analog Layout Engineer

Cisco Systems • Carlsbad (CA)

Presencial
USD 149.000 - 218.000
ASIC Analog Senior Layout Engineer
ASIC Analog Senior Layout Engineer

Cisco • Allentown

Presencial
USD 149.000 - 218.000
ASIC Digital Design Technical Leader
ASIC Digital Design Technical Leader

Cisco Systems, Inc. • Allentown

Presencial
USD 178.000 - 257.000
ASIC Digital Design Technical Leader
ASIC Digital Design Technical Leader

Cisco Systems, Inc • Allentown

Presencial
USD 178.000 - 257.000
401(k) with company match
Paid parental leave
Disability insurance
+2
ASIC Digital Design Technical Leader
ASIC Digital Design Technical Leader

Cisco Systems • Carlsbad (CA)

Presencial
USD 178.000 - 257.000
System Hardware Board Design Engineering Lead (PCB) (Onsite)
System Hardware Board Design Engineering Lead (PCB) (Onsite)

020 Cisco Systems, Inc. • Milpitas (CA)

Presencial
USD 172.000 - 245.000
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

Cisco Systems, Inc. • Carlsbad (CA)

Presencial
USD 192.000 - 276.000
Medical, dental, and vision insurance
401(k) with company match
Paid parental leave
ASIC Engineer- CAD
ASIC Engineer- CAD

Cisco Systems, Inc. • San Jose (CA)

Presencial
USD 155.000 - 223.000
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)
ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)

020 Cisco Systems, Inc. • San Jose (CA)

Presencial
USD 155.000 - 223.000